JAJSVD8 August 2024 BQ25758A
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on SCL line is LOW. One clock pulse is generated for each data bit transferred.