JAJSCJ2 October   2016

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
  4. 改訂履歴
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
  7. Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
      1. 8.1.1 Device Protection Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Device Power Up
      2. 8.3.2 Battery Switch (Q1 + Q2)
      3. 8.3.3 Integrated 10-bit ADC for Monitoring
      4. 8.3.4 Linear Regulation Mode (LDO)
      5. 8.3.5 Protection Features
        1. 8.3.5.1 Reverse Current Protection (RCP)
        2. 8.3.5.2 Internal Thermal Shutdown
        3. 8.3.5.3 Input Overvoltage Protection
          1. 8.3.5.3.1 OVPSET pin
        4. 8.3.5.4 IBUS and VBUS Protection
        5. 8.3.5.5 IBAT and VBAT Protection
        6. 8.3.5.6 VOUT Protection
        7. 8.3.5.7 VDROP Protection
        8. 8.3.5.8 VBUS Temperature (TS_BUS_FLT) and Battery Temperature (TS_BAT_FLT)
      6. 8.3.6 I2C Serial Interface
        1. 8.3.6.1 Data Validity
        2. 8.3.6.2 START and STOP Conditions
        3. 8.3.6.3 Byte Format
        4. 8.3.6.4 Acknowledge (ACK) and Not Acknowledge (NACK)
        5. 8.3.6.5 Slave Address and Data Direction bit
        6. 8.3.6.6 Multi-Read and Multi-Write
    4. 8.4 Device Functional Modes
    5. 8.5 I2C Register Maps
      1. 8.5.1  I2C Register Summary Table
      2. 8.5.2  REG00 (DEVICE_INFO)
      3. 8.5.3  REG01 (EVENT_1_MASK)
      4. 8.5.4  REG02 (EVENT_2_MASK)
      5. 8.5.5  REG03 (EVENT_1)
      6. 8.5.6  REG04 (EVENT_2)
      7. 8.5.7  REG05 (EVENT_1_EN)
      8. 8.5.8  REG06 (CONTROL)
      9. 8.5.9  REG07 (ADC_CONTROL)
      10. 8.5.10 REG08 (ADC_EN)
      11. 8.5.11 REG09 (PROTECTION)
      12. 8.5.12 REG0A (VBUS_OVP)
      13. 8.5.13 REG0B (VOUT_REG)
      14. 8.5.14 REG0C (VDROP_OVP)
      15. 8.5.15 REG0D (VDROP_ALM)
      16. 8.5.16 REG0E (VBAT_REG)
      17. 8.5.17 REG0F (IBAT_REG)
      18. 8.5.18 REG10 (IBUS_REG)
      19. 8.5.19 REG11 (TS_BUS_FLT)
      20. 8.5.20 REG12 (TS_BAT_FLT)
      21. 8.5.21 REG 13 and REG 14 (VBUS_ADC)
      22. 8.5.22 REG15 and REG16 (IBUS_ADC)
      23. 8.5.23 REG17 and REG18 (VOUT_ADC)
      24. 8.5.24 REG19 and REG1A (VDROP_ADC)
      25. 8.5.25 REG1B and REG1C (VBAT_ADC)
      26. 8.5.26 REG1D and REG1E (IBAT_ADC)
      27. 8.5.27 REG1F and REG20 (TS_BUS_ADC)
      28. 8.5.28 REG21 and REG22 (TS_BAT_ADC)
      29. 8.5.29 REG 23 (TDIE_ADC)
      30. 8.5.30 REG 24 (EVENT_2_EN)
      31. 8.5.31 REG 25 (EVENT_3_MASK)
      32. 8.5.32 REG 26 (EVENT_3)
      33. 8.5.33 REG27 and REG28 (VUSB_ADC)
      34. 8.5.34 REG 29 (CONTROL_2)
      35. 8.5.35 REG 40 (DIE_TEMP_FLT)
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12デバイスおよびドキュメントのサポート
    1. 12.1 ドキュメントの更新通知を受け取る方法
    2. 12.2 コミュニティ・リソース
    3. 12.3 商標
    4. 12.4 静電気放電に関する注意事項
    5. 12.5 Glossary
  13. 13メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Detailed Description

Overview

The bq25872 is an I2C controlled device and a single cell Li-Ion battery charger. The device allows 7-A charging current with 13-mΩ MOSFETs for minimum power loss. A 10 -bit ADC, four linear regulation loops and multiple OVP and OCP are integrated for host monitoring and safe operation of the device.

Device Protection Overview

The following table summarizes the protection features implemented in the device.

Table 1. Protection Features Overview

PROTECTION NAME DESCRIPTION RESPOND
VUSB OVP Monitors VUSB voltage and compares to the voltage defined by OVPSET and VUSBOVP_I2C (REG29[3:2]) Turn off external OVPFET via OVPGATE
VBUS_OVP Monitors VBUS voltage and compares to the threshold programmed in REG 0A Turn off load switch after a deglitch time of tVBUS_OVP
VOUT_REG Monitors VOUT voltage and compares to the threshold programmed in REG 0B Enable linear regulation of battery switch within a response time of tLDO_RES
VOUT_OVP Monitors VOUT voltage and compares to 1.04 times of the threshold programmed in REG 0B Turn off load switch after a deglitch time of tVOUT_OVP
VDROP_OVP Monitors voltage difference between VBUS and VOUT (VBUS – VOUT) and compares to the threshold programmed in REG 0C Turn off load switch after a deglitch time of tVDROP_OVP
VDROP_ALM Monitors voltage difference between VBUS and VOUT (VBUS – VOUT) and compares to the threshold programmed in REG 0D INT is asserted low to alert host
VBAT_REG Monitors VBAT voltage and compares to the threshold programmed in REG 0E Enable linear regulation of battery switch within a response time of tLDO_RES
VBAT_OVP Monitors VBAT voltage and compares to 1.04 times of the threshold programmed in REG 0E Turn off load switch after a deglitch time of tVBAT_OVP
IBAT_REG Monitors battery current measured by sensing resistor and compares to the threshold programmed in REG 0F Enable linear regulation of battery switch within a response time of tLDO_RES
IBAT_OCP Monitors VBAT voltage and compares to 1.05 times of the threshold programmed in REG 0E Turn off load switch after a deglitch time of tVBAT_OVP
IBUS_OCP Monitors input current and compares to the threshold programmed in REG 09 Turn off load switch after a deglitch time of tIBUS_OCP
IBUS_REG Monitors input current and compares to the threshold programmed in REG 10 Enable linear regulation of battery switch within a response time of tLDO_RES
IBUS_RCP Monitors current flowing from battery to adaptor and compares to the threshold selected in REG 06 Turn off load switch after a deglitch time of tIBUS_RCP
TS_BUS_OTP Monitors temperature based on voltage measured by a negative temperature coefficient (NTC) resistor at VBUS and compares to the threshold programmed in REG 11 Turn off load switch after a deglitch time of tTS_OTP
TS_BAT_OTP Monitors temperature based on voltage measured by a negative temperature coefficient (NTC) resistor at battery and compares to the threshold programmed in REG 12 Turn off load switch after a deglitch time of tTS_OTP

Functional Block Diagram

bq25872 block_luscn1_872.gif

Feature Description

Device Power Up

The internal bias circuits of the device are powered from higher of the two voltages among VUSB, VBUS and VOUT as long as one of the pins is above its respective PRESENT threshold (VUSBPRESENT, VBUSPRESENT, or VOUTPRESENT). Once either VVUSB > VUSBPRESENT, VVBUS > VBUSPRESENT, or VVOUT > VOUTPRESENT is qualified, the device is considered to have a valid power supply. However, the device will begin to draw current from VBUS or VOUT (depending upon which supply is present) once either supply is above its respective UVLO threshold.

Battery Switch (Q1 + Q2)

The device contains an integrated 13mΩ battery switch that is capable of handling up to 7 A of current. This battery switch can be controlled by the host via CHG_EN I2C bit. The device can be disabled, including the battery switch and the I2C core, by pulling the EN pin low. To turn on the battery switch charger for conduction, the EN pin must be pulled high, CHG_EN bit must be set to ‘1’, and no fault conditions must be present (unless they have been disabled in EVENT_1_EN register). See EVENT_1 and EVENT_2 registers for a list of faults/events. In the event of a fault/event, the battery switch will be automatically disabled, and the host will be notified via the INT for error reporting if the corresponding event bit is unmasked in the EVENT_x_MASK registers.

In order to ensure that the IBUS OCP threshold is not falsely tripped during turn-on of the battery switch, the device employs a soft-start scheme where the battery switch is slowly turned to minimize the inrush current. The rise time of VOUT is tON_VOUT.

Integrated 10-bit ADC for Monitoring

With the integrated 10-bit ADC of the device, the user application can monitor the voltage of VUSB, the voltage and current of VBUS, voltage of VOUT and VUSB, and the voltage and current of the battery. The ADC is also used for temperature reporting of the internal junction temperature, battery temperature (via external resistor divider and NTC thermistor), and VBUS connector temperature (via external resistor divider and NTC thermistor). The integrated ADC has a conversion time of tADC_CONV for each parameter (except IBAT_ADC which has conversion time of 2 x tADC_CONV ). The total conversion time of all parameters (in 1-shot mode) is between 80 µs and 140 µs. The rate at which the ADC output registers are updated depends on the settings of ADC_AVG_EN, ADC_SAMPLES, and the parameter conversions that have been enabled in the ADC_MASK register.

To enable the ADC, the ADC_EN bit must be set to ‘1’. The ADC is allowed to operate if either VVUSB > VUSBPRESENT, VVBUS > VBUSPRESENT or VVOUT > VOUTPRESENT is valid. If ADC_EN is set to ‘1’ before VUSB or VBUS or VOUT reach their respective PRESENT threshold, then ADC conversion will be postponed until one of the power supplies reaches their respective PRESENT threshold. If EN pin is asserted low, then ADC conversion is not allowed.

The integrated ADC has two conversion rate options – 1-shot conversion (only one conversion) and continuous conversion (back-to-back conversions). To select the appropriate conversion rate, the ADC_RATE bit must be set accordingly (‘0’ for 1-shot, ‘1’ for continuous). If ADC_AVG_EN is set to ‘0’, the ADC will convert instantaneous measurements. If ADC_AVG_EN is set to ‘1’, the average measurement of a parameter (in both continuous and 1-shot mode) will be determined by the setting of ADC_SAMPLES. If the user reads the output registers before the ADC averaging is complete, then the read-back value would be unchanged from the previous converted measurement. However, the value in the register will not change during the read-back of the register(s). If the measured signal is outside of the range of the ADC output register in question, the reported value in the ADC will be clamped to the min/max of the range specified. When ADC_EN is changed from 1 to 0, the ADC registers will maintain their values from the previous converted measurement.

The user application has the option of selecting which parameters (voltage, current, temperature) the ADC needs to convert when the ADC is set to continuous conversion mode (ADC_RATE is set to ‘1’) or in 1-shot mode (ADC_RATE is set to ‘0’). By default, all parameters (VUSB_ADC, IBUS_ADC, VBUS_ADC, IBAT_ADC, VBAT_ADC, VOUT_ADC, VDROP_ADC, TBUS_ADC, TBAT_ADC, TDIE_ADC) will be converted in 1-shot and continuous conversion mode unless disabled in the ADC_MASK register. If an ADC parameter is masked (by setting the corresponding bit in the ADC_MASK_x register), then the value in that register will be from the last valid ADC conversion or the default POR value (which is all zeros if no conversions have taken place). If an ADC parameter is masked in the middle of an ADC measurement cycle, the device will finish the conversion of that parameter in the current conversion cycle and will not convert that parameter starting the next conversion cycle. Even though no conversion takes place when all ADC measurement parameters are masked off, the ADC circuitry is active and ready to begin conversion as soon as one of the bits in the ADC_MASK register is set to ‘0’.

The ADC_DONE bit signals when a 1-shot mode conversion is completed. During continuous conversion mode, this bit is always set to ‘0’.

The ADC_EN bit controls when the ADC is enabled for a conversion. Upon enabling the ADC, the ADC conversion will follow the settings in ADC_AVG_EN, ADC_SAMPLE, and ADC_RATE.

ADC conversion operates independently of the faults present in the device. ADC conversion will continue even after a fault has occurred (that causes the battery switch to be disabled), and the host must set ADC_EN = ‘0’ to disable ADC.

ADC readings are only valid for DC states of the signals, not for transients.

Linear Regulation Mode (LDO)

The device employs LDO mode that helps regulate VOUT voltage, battery voltage, input current and battery current. In an event that the VOUT_REG, VBAT_REG, IBUS_REG or IBAT_REG threshold is exceeded, the battery switch will act as an LDO and will regulate VOUT, VBAT, IBUS and IBAT (depending upon which threshold is exceeded). The purpose of LDO mode is to provide temporary protection until the host is able to read the EVENT_x registers (upon INT trigger), ADC output registers, and then update the adapter voltage accordingly.

When VOUT_REG, VBAT_REG, or IBAT_REG threshold is exceeded, the response time of the LDO will be 1ms. Depending upon which LDO mode event occurs, the corresponding bit (VBAT_REG_LDO, IBAT_REG_LDO, VOUT_REG_LDO) will be set in EVENT_1 register and INT will be asserted low to alert the host (if the corresponding bit is not masked in EVENT_1_MASK register).

Protection Features

The device contains various protection features that are active depending upon the states of various inputs:

  • If VVUSB > VUSBPRESENT, VVBUS > VBUSPRESENT, VVOUT > VOUTPRESENT, EN asserted high, and CHG_EN = ‘1’
    • Active protection: VBUS_OVP, IBUS_OCP, VOUT_OVP, VBAT_OVP, IBAT_OCP, SCP, RCP, VDROP_OVP
  • If VVUSB > VUSBPRESENT, VVBUS > VBUSPRESENT, VVOUT > VOUTPRESENT, EN asserted high, and CHG_EN = ‘0’
    • Active protection: VBUS_OVP, IBUS_OCP, VOUT_OVP, IBAT_OCP, SCP, RCP, VDROP_OVP
    • VBAT_OVP active until VBAT OVP condition is over (protection becomes inactive on falling threshold of VBAT_OVP, which is 102% of VBAT_REG setting)
  • If VVUSB > VUSBPRESENT, EN asserted low, and CHG_EN = ‘0’
    • Active protection: VUSB_OVP
  • If VVUSB < VUSBPRESENT, VVBUS > VBUSPRESENT, VVOUT > VOUTPRESENT, and CHG_EN = ‘0’
    • Active protection: VUSB_OVP
    • VOUTPRESENT, VBUSPRESENT, and VUSBPRESENT comparators active

Tripping any of these protection faults will cause the battery switch to be disabled (unless the protection is disabled in EVENT_1_EN and EVENT_2_EN registers) and an interrupt to be issued on the INT pin (see INT Pin, EVENT_x Registers, EVENT_x_MASK Registers section for details of when INT is toggled).

Reverse Current Protection (RCP)

The device monitors the current flow from VBUS to VOUT to ensure there is no reverse current (current flow from VOUT to VBUS). In an event that a reverse current flow is detected, the battery switch is disabled within tOFF_FET after a deglitch time of tIREV and CHG_EN is set to ‘0’. Host intervention is required to set CHG_EN to ‘1’ to enable the power switch again. The RCP threshold is set by the RCP_SET bit.

Reverse current protection is always active when the device has valid power. The RCP threshold is based on the RCP_SET bit setting in the CONTROL register. It has a response delay of tIREV. When RCP is tripped, IBUS_IREV_FLT bit in the EVENT_1 register is set to ‘1’, and INT is asserted low to alert the host (unless masked by IBUS_IREV_MASK).

Internal Thermal Shutdown

The device monitors the die junction temperature and the battery switch is disabled when device junction temperature reaches TSHUT within tOFF_FET and CHG_EN is set to ‘0’ . When the internal thermal shutdown is triggered, INT is asserted low to alert the host, and the device temperature must drop by TSHUT_HYS before the battery switch can be enabled again (host must enable battery switch). While the TSHUT condition persists (and before the junction temperature dropped by TSHUT_HYS), all other functions are unaffected.

If the DIE_TEMP_FLT threshold has been crossed, TSHUT_FLT bit in EVENT_2 register is set to ‘1’, and INT will assert low to alert the host (no mask bit for TSHUT_FLT). After the TSHUT_FLT is cleared by the host with a register read, it is possible the TSHUT_FLT bit is set again if the die junction temperature has not reduced by TSHUT_HYS.

DIE_TEMP_FLT allows the user to select TSHUT thresholds between different junction temperatures as the thermal shutdown point. DIE_TEMP_ADC is the die (junction) temperature of the device that is measured via the 10-bit ADC.

The ADC measurement (DIE_TEMP_ADC) is independent of the TSHUT fault that triggers TSHUT_FLT in the EVENT_x register. Therefore, it is possible to have the ADC output value be a higher value that the DIE_TEMP_FLT threshold, while the TSHUT fault has not yet been triggered.

Input Overvoltage Protection

The device integrates the functionality of an overvoltage protector. The device can be paired with an external N-channel FET to block input voltages higher than the setting programmed by OVPSET pin. The device senses the input (via VUSB) and turns the external N-channel FET on or off (via OVPGATE pin) to protect the downstream system. This eliminates the need for a separate OVP chip to protect the overall system. The integrated OVP feature has a reaction time of tOFF_FLT (the actual time to turn off OVP FET will be longer and depends upon the FET gate capacitance) and does not depend on the EN pin status (i.e., feature is always active as long as VVUSB > VUSBPRESENT). If the EN pin is pulled high, then I2C communication to the device is available, and the OVP threshold can then be changed via the VUSBOVP_I2C bits. The final VUSB OVP threshold is set by the lower setting of the OVPSET pin and the VUSBOVP_I2C bits. VUSBOVP_I2C bits are not reset when EN is asserted low and are only reset by REG_RST or a POR event.

OVPSET pin

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.

The default power up OVP threshold can be set via the OVPSET pin with a single external resistor to one of three preset thresholds – 6.5 V, 10.5 V, and 14 V. The OVPSET pin will source a current to determine the resistance on the pin, and then set the OVP threshold accordingly. The OVPSET pin will follow these threshold assignments:

  • Highest pin threshold (floating) = 6.5-V OVP threshold
  • Lowest pin threshold (tied to GND) = 14.5-V OVP threshold
  • Mid-point pin threshold (22 kΩ to GND) = 10.5 V

IBUS and VBUS Protection

Over-current protection on VBUS (IBUS_OCP) monitors the current flow from VBUS to VOUT pins. IBUS_OCP protection is always active when the battery switch is enabled, and the protection has a deglitch time that depends on the OCP_RES setting as described below.

If OCP_RES = ‘0’ (blanking mode), the device will wait tIBUS_OCP_BLANK before disabling the battery switch within tOFF_FET and setting CHG_EN to ‘0’. When the battery switch is disabled, IBUS_OCP_FLT is set to ‘1’. If during the tIBUS_OCP_BLANK duration a short circuit protection scenario occurs, then the device will follow the behavior as listed in short circuit protection (SCP). Once the battery switch is disabled, CHG_EN is set to ‘0’ and host intervention is required to set CHG_EN to ‘1’ to enable the battery switch again.

bq25872 IBUS_OBC_luscn1.gif Figure 11. IBUS OCP and SCP

If OCP_RES = ‘1’ (hiccup mode), the device will turn off the battery switch within tIBUS_OCP and will attempt to turn on the battery switch every tIBUS_OCP_HP, up to seven times before latching off the battery switch. Upon latching off after the seventh try, IBUS_OCP_FLT is set to ‘1’. Once the battery switch is latched off, CHG_EN is set to ‘0’ and host intervention is required to set CHG_EN to ‘1’ to enable the battery switch again.

bq25872 IBUS_HICCUP_luscn1.gif Figure 12. IBUS OCP in Hiccup Mode

VBUS over-voltage protection (VBUS_OVP) monitors the voltage on VBUS. VBUS_OVP protection is always active when the device voltage is above at least one PRESENT level (VBUS or VOUT), and the protection has a selectable deglitch time set by VBUS_OVP_DLY. When VBUS_OVP threshold is reached, the battery switch is turned off in tVBUS_OVP and latched off. If the VBUS_OVP or IBUS_OCP value written to the register is greater than the max defined value for the register, then the corresponding register will be set to the highest defined value.

If a threshold has been crossed (IBUS_OCP or VBUS_OVP), the appropriate bit in the EVENT_1 register is updated (set to ‘1’ if threshold is crossed, ‘0’ if threshold is not crossed). If the EVENT_1_MASK bit is not set to ‘1’ for the corresponding bit in the EVENT_1 register, then INT will assert low to alert the host of a fault.

IBAT and VBAT Protection

The device monitors current through the battery by monitoring the voltage across the external, series battery sense resistor. The differential voltage of this sense resistor is measured on SRP and SRN. A 10-mΩ series resistor is recommended for battery current monitoring. A lower resistor value can be used, but it will result in lower measurement accuracy. A higher resistor value can be used, but it will result in decreased charging efficiency.

When the IBAT_REG threshold is reached, the device will go into LDO mode to regulate the battery current at the IBAT_REG threshold. See LDO mode section for more details about the device operation during LDO mode. If the IBAT_OCP threshold is reached and IBAT_OCP protection has been enabled, the battery switch will be disabled within tOFF_FET after a deglitch time of tIBAT_OCP and CHG_EN is set to ‘0’. Host intervention is required to set CHG_EN to ‘1’ to enable the battery switch again.

The device monitors battery voltage by measuring the differential voltage on BATP and BATN pins. When the VBAT_REG threshold is reached, the device will go into LDO mode to regulate the battery voltage at the VBAT_REG threshold. See LDO mode section for more details about the device operation during LDO mode. If the VBAT_OVP threshold is reached and VBAT_OVP protection is enabled, the battery switch will be disabled within tOFF_FET after a deglitch time of tVBAT_OVP and CHG_EN is set to ‘0’. Host intervention is required to set CHG_EN to ‘1’ to enable the battery switch again. If the VBAT_REG or IBAT_REG value written to the register is greater than the max defined value for the register, then the corresponding register will be set to the highest defined value.

If a threshold has been reached (IBAT_REG, VBAT_REG, IBAT_OCP or VBAT_OVP), the appropriate bit in the EVENT_x register is updated (set to ‘1’ if threshold is crossed, ‘0’ if threshold is not crossed). If the EVENT_x_MASK bit is not set to ‘1’ for the corresponding bit in the EVENT_x register, then INT will assert low to alert the host of a fault.

VOUT Protection

The device monitors voltage on VOUT when the device has a valid power supply. When the VOUT_REG threshold is reached, the device will go into LDO mode to regulate the VOUT voltage at the VOUT_REG threshold. See LDO mode section for more details about the device operation during LDO mode. If the VOUT_OVP threshold is reached and VOUT_OVP protection is enabled, the battery switch will be disabled within tOFF_FET after a deglitch time of tVOUT_OVP and CHG_EN is set to ‘0’. Host intervention is required to set CHG_EN to ‘1’ to enable the battery switch again. If the VOUT_REG value written to the register is greater than the max defined value for the register, then VOUT_REG will be set to the highest defined value for the register.

If a threshold has been reached (VOUT_REG or VOUT_OVP), the appropriate bit in the EVENT_1 register is updated (set to ‘1’ if threshold is crossed, ‘0’ if threshold is not crossed). If the EVENT_x_MASK bit is not set to ‘1’ for the corresponding bit in the EVENT_x register, then INT will assert low to alert the host of a fault.

VDROP Protection

VDROP is the voltage difference from VBUS to VOUT and can be used to monitor the health of MOSFET and power loss of the device. There are two VDROP thresholds, VDROP alarm (VDROP_ALM) and VDROP fault (VDROP_FLT). VDROP_ALM is an indicator (via I2C register bit and INT) to alert the host that the voltage differential between VBUS and VOUT is higher than normal, and that the host to should take action to reduce this drop. VDROP_OVP is a fault threshold that results in the battery switch being disabled within tOFF_FET after a deglitch time of tVDROP_OVP and CHG_EN set to ‘0’ when VDROP_OVP protection is enabled. Host intervention is required to set CHG_EN to ‘1’ to enable the battery switch again. If the VDROP_OVP or VDROP_ALM value written to the register is greater than the max defined value for the register, then the corresponding register will be set to the highest defined value.

If a threshold has been reached (VDROP_ALM or VDROP_OVP), the appropriate bit in the EVENT_1 register is updated (set to ‘1’ if threshold is crossed, ‘0’ if threshold is not crossed). If the EVENT_x_MASK bit is not set to ‘1’ for the corresponding bit in the EVENT_x register, then INT will assert low to alert the host of a fault.

VDROP_ALM does not affect the state of the battery switch and only causes INT to assert low when the threshold is crossed. VDROP_OVP does turn off the battery switch and causes INT to assert low if this threshold is crossed. Therefore, if VDROP_ALM threshold is set higher than the VDROP_OVP threshold accidentally (user error), then VDROP_ALM functionality is never triggered since VDROP_OVP threshold will turn off the battery switch and assert INT low.

NOTE

The threshold of VDROP_OVP and VDROP_ALM is around 13 mV lower than the actual setting when VDROP ADC is enabled.

VBUS Temperature (TS_BUS_FLT) and Battery Temperature (TS_BAT_FLT)

TBUS_OTP and TBAT_OTP protection is active whenever the device has a valid power supply. The purpose of VBUS temperature is to have connector temperature monitor to improve user experience. TS_BUS and TS_BAT both rely on a resistor divider that has an external pull-up voltage. Internally, the TS_BUS and TS_BAT pins are clamped to 2.42 V. Place a negative coefficient thermistor in parallel to the low-side resistor. A fault on the TS_BUS and TS_BAT pin is triggered on the falling edge of the voltage threshold (signifying a “hot” temperature).

If the TBUS_OTP or TBAT_OTP threshold is reached, the battery switch will be disabled within tOFF_FET after a deglitch time of tTS_OTP and CHG_EN is set to ‘0’. Host intervention is required to set CHG_EN to ‘1’ to enable the battery switch again. If the TS_BUS_FLT or TS_BAT_FLT value written to the register is greater than the max defined value for the register, then the corresponding register will be set to the highest defined value.

For TS_BUS_FLT and TS_BAT_FLT, if a threshold has been crossed, the appropriate bit in the EVENT_x register is updated (set to ‘1’ if threshold is crossed, ‘0’ if threshold is not crossed). If the EVENT_x_MASK bit is not set to ‘1’ for the corresponding bit in the EVENT_1 register, then INT will toggle to alert the host of a fault.

NOTE

TS_BUS_FLT will not trip when TS_BUS ADC is enabled.

I2C Serial Interface

The device uses I2C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I2C communication to the device is available as long as VVUSB > VUSBUVLO or VVBUS > VBUSUVLOor VVOUT > VOUTUVLO. I2C™ is a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP Semiconductors). Only two bus lines are required, a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address set by the ADDR pin. The device receives control inputs from the master device like micro controller or a digital signal processor through REG00-REG29 and REG40. Register read between REG29 and REG39 beyond REG40 returns 0xFF. The I2C interface supports standard mode (up to 100 kbit/s), fast mode (up to 400 kbit/s), and fast mode plus (up to 1 Mbit/s). Connect the SDA and SCL pins to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are high. The SDA and SCL pins are open drain.

The device supports 7-bit addressing. The 8th bit will change depending upon the command (read or write) that is issued. The device’s 7-bit address is defined as shown in the image below.

bq25872 slave_luscn1.gif Figure 13. Slave Address

Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.

bq25872 bit_transfer_luscn1.gif Figure 14. Bit Transfer on the I2C Bus

START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.

bq25872 start_stop_luscn1.gif Figure 15. START and STOP Conditions

Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.

bq25872 Data_luscn1.gif Figure 16. Data Transfer on the I2C Bus

Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9th clock pulse, are generated by the master.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the ninth clock pulse, this is the Not Acknowledge signal. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

Slave Address and Data Direction bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).

bq25872 Data_complete_luscn1.gif Figure 17. Complete Data Transfer
bq25872 singleR_luscn1.gif Figure 18. Single Read

If the register address is not defined, the charger device send back NACK and go back to the idle state.

Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG08.

bq25872 multiR_luscn1.gif Figure 19. Multi-Read

EVENT_1, EVENT_2, and EVENT_3 keep all the information from last read until the host issues a new read. For example, if VBUS_OVP fault occurs but recovers later, the fault register EVENT_1 reports the fault when it is read the first time, but returns to normal when it is read the second time. In order to get the fault information at present, the host has to read EVENT_1, EVENT_2, and EVENT_3 for the second time.

Device Functional Modes

The device is a host controlled device. After power-on-reset, all the registers are in the default settings. All the device parameters can be programmed by the host. Writing 1 to REG 06 [0] will reset all registers to default setting. When watchdog timer expires, charge enable bit (REG06 [4]) and ADC enable bit (REG07 [3]) will be reset to default settings. To prevent watchdog timer expiring, the host has to read or write any register before the watchdog timer expires, or disable watchdog timer by setting REG06 [3:2] = 00.

bq25872 devopmode_luscn1.gif Figure 20. Operation Mode

I2C Register Maps

I2C Register Summary Table

Table 2. I2C Register Summary Table

I2C ADDRESS R/W REGISTER NAME DESCRIPTION POR STATE
0x00 R DEVICE_INFO Device rev and device ID 0x03
0x01 R/W EVENT_1_MASK Masks INT toggle of events in EVENT_1 0x00
0x02 R/W EVENT_2_MASK Masks INT toggle of events in EVENT_2 0x00
0x03 R EVENT_1 First event register 0x00
0x04 R EVENT_2 Second event register 0x00
0x05 R/W EVENT_1_EN Enables/disables protection in EVENT_1 register 0xFE
0x06 R/W CONTROL Settings for battery switch, watchdog, reset, and RCP threshold 0x2C
0x07 R/W ADC_CTRL Contains ADC control bits such as enable/disable, rate, and number of samples to take 0x87
0x08 R/W ADC_MASK Controls which parameters the ADC converts – first set 0xFF
0x09 R/W PROTECTION Deglitch setting and VBUS OCP threshold 0xA0
0x0A R/W VBUS_OVP Sets VBUS OVP threshold 5.49 V
0x0B R/W VOUT_REG Sets VOUT voltage regulation threshold 4.4 V
0x0C R/W VDROP_OVP Sets the VDROP OVP threshold 300 mV
0x0D R/W VDROP_ALM Sets the VDROP alarm threshold 100 mV
0x0E R/W VBAT_REG Battery (BATP – BATN) regulation threshold 4.3 V
0x0F R/W IBAT_REG Sets battery current regulation threshold 2 A
0x10 R/W IBUS_REG Sets VBUS REG threshold 5 A
0x11 R/W TS_BUS_FLT Sets VBUS temperature threshold 0.6 V
0x12 R/W TS_BAT_FLT Sets battery temperature threshold 0.7 V
0x13 R VBUS_ADC ADC output of VBUS voltage measurement 0x00
0x14 R 0x00
0x15 R IBUS_ADC ADC output of VBUS current measurement 0x00
0x16 R 0x00
0x17 R VOUT_ADC ADC output of VOUT voltage measurement 0x00
0x18 R 0x00
0x19 R VDROP_ADC ADC output of (VBUS – VOUT) voltage measurement 0x00
0x1A R 0x00
0x1B R VBAT_ADC ADC output of battery voltage measurement 0x00
0x1C R 0x00
0x1D R IBAT_ADC ADC output of battery current measurement 0x00
0x1E R 0x00
0x1F R TBUS_ADC ADC output of TS_BUS voltage 0x00
0x20 R 0x00
0x21 R TBAT_ADC ADC output of TS_BAT voltage 0x00
0x22 R 0x00
0x23 R DIE_TEMP_ADC ADC output of the die temperature 0x00
0x24 R/W EVENT_3_EN Enables/disables protection in EVENT_3 register 0x04
0x25 R/W EVENT_3_MASK Masks INT toggle of events in EVENT_3 0x00
0x26 R/W EVNET_3 Third event register 0x00
0x27 R VUSB_ADC ADC output of VUSB voltage 0x00
0x28 R 0x00
0x29 R/W CONTROL_2 VUSB settings 0x6E
0x40 R/W TDIE_TEMP_FLT Setting die over temperature fault threshold 0x03

REG00 (DEVICE_INFO)

Figure 21. REG00 (DEVICE_INFO)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 1
R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 3. REG00 (DEVICE_INFO)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
6 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
5 DEVICE_REV[2] R N/A N/A N/A Device revision.
4 DEVICE_REV[1] R N/A N/A N/A Device revision.
3 DEVICE_REV[0] R N/A N/A N/A Device revision.
2 DEVICE_ID[2] R N/A N/A N/A Device ID 011
1 DEVICE_ID[1] R N/A N/A N/A
0 DEVICE_ID[0] R N/A N/A N/A

REG01 (EVENT_1_MASK)

Figure 22. REG01 (EVENT_1_MASK)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
R/W R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 4. REG01 (EVENT_1_MASK)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 VBUS_OVP_MASK R/W Y N Y VBUS over voltage fault mask
0 – no mask. INT will assert low when VBUS_OVP_FLT bit is set (default)
1 – VBUS_OVP_FLT is mask. INT will not assert low when VBUS_OVP_FLT is set.
6 LDO_ACTIVE_MASK R/W Y N Y LDO active bit mask
0 – no mask. INT will assert low when LDO_ACTIVE bit is set (default)
1 – LDO_ACTIVE is mask. INT will not assert low when LDO_ACTIVE bit is set.
5 LDO_ACTIVE_MASK R/W Y N Y LDO active bit mask
0 – no mask. INT will assert low when LDO_ACTIVE bit is set (default)
1 – LDO_ACTIVE is mask. INT will not assert low when LDO_ACTIVE is set.
4 LDO_ACTIVE_MASK R/W Y N Y LDO active bit mask
0 – no mask. INT will assert low when LDO_ACTIVE bit is set (default)
1 – LDO_ACTIVE is mask. INT will not assert low when LDO_ACTIVE is set.
3 LDO_ACTIVE_MASK R/W Y N Y LDO active bit mask
0 – no mask. INT will assert low when LDO_ACTIVE bit is set (default)
1 – LDO_ACTIVE is mask. INT will not assert low when LDO_ACTIVE is set.
2 TS_BUS_FLT_MASK R/W Y N Y VBUS over temperature fault mask
0 – no mask. INT will assert low when TS_BUS_FLT bit is set (default)
1 – TS_BUS_FLT is mask. INT will not assert low when TS_BUS_FLT is set.
1 TS_BAT_FLT_MASK R/W Y N Y VBUS over temperature fault mask
0 – no mask. INT will assert low when TS_BAT_FLT bit is set (default)
1 – TS_BAT_FLT is mask. INT will not assert low when TS_BAT_FLT is set.
0 IBUS_REV_MASK R/W Y N Y IBUS reverse current fault mask
0 – no mask. INT will assert low when IBUS_REV bit is set (default)
1 – IBUS_REV is mask. INT will not assert low when IBUS_REV is set.

REG02 (EVENT_2_MASK)

Figure 23. REG02 (EVENT_2_MASK)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
R R/W R/W R/W R/W R/W R R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 5. REG02 (EVENT_2_MASK)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
6 ADC_DONE_MASK R/W Y N Y ADC_DONE bit mask
0 – no mask. INT will assert low when ADC_DONE bit is set (default)
1 – ADC_DONE is mask. INT will not assert low when ADC_DONE bit is set.
5 VDROP_ALM_MASK R/W Y N Y VDROP_ALM event mask
0 – no mask. INT will assert low when VDROP_ALM bit is set (default)
1 – VDROP_ALM is mask. INT will not assert low when VDROP_ALM bit is set.
4 VDROP_OVP_MASK R/W Y N Y VDROP_OVP event mask
0 – no mask. INT will assert low when VDROP_OVP bit is set (default)
1 – VDROP_OVP is mask. INT will not assert low when VDROP_OVP is set.
3 VBUS_INSERT_MASK R/W Y N Y VBUS_INSERT mask
0 – no mask. INT will assert low when VBUS_INSERT bit is set (default)
1 – VBUS_INSERT is mask. INT will not assert low when VBUS_INSERT is set.
2 BAT_INSERT_MASK R/W Y N Y BAT_INSERT mask
0 – no mask. INT will assert low when BAT_INSERT bit is set (default)
1 – BAT_INSERT is mask. INT will not assert low when BAT_INSERT is set.
1 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
0 IBUS_OCP_MASK R/W Y N Y IBUS over current fault mask
0 – no mask. INT will assert low when IBUS_OCP bit is set (default)
1 – IBUS_OCP is mask. INT will not assert low when IBUS_OCP is set.

REG03 (EVENT_1)

Figure 24. REG03 (EVENT_1)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 6. 6.4.5 REG03 (EVENT_1)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 VBUS_OVP_FLT R Y N Y VBUS over voltage fault. This bit is set when VBUS voltage exceeds the limit set in VBUS_OVP register
0 – no fault (default)
1 – VBUS OVP fault
6 LDO_ACTIVE R Y N Y Indicates if the device is in LDO mode
0 – not in LDO mode (default)
1 – in LDO mode
5 LDO_ACTIVE R Y N Y Indicates if the device is in LDO mode
0 – not in LDO mode (default)
1 – in LDO mode
4 LDO_ACTIVE R Y N Y Indicates if the device is in LDO mode
0 – not in LDO mode (default)
1 – in LDO mode
3 LDO_ACTIVE R Y N Y Indicates if the device is in LDO mode
0 – not in LDO mode (default)
1 – in LDO mode
2 TS_BUS_FLT R Y N Y VBUS over temperature fault. This bit is set when TS_BUS voltage falls below the limit set in TS_BUS_register. Battery switch is disabled.
0 – no fault (default)
1 – VBUS over temperature fault
1 TS_BAT_FLT R Y N Y Battery over temperature fault. This bit is set when TS_BAT voltage falls below the limit set in TS_BAT_register. Battery switch is disabled.
0 – no fault (default)
1 – VBAT over temperature fault
0 IBUS_IREV_FLT R Y N Y IBUS reverse current fault. This bit is set when current from VOUT to VBUS is detected. Battery switch is disabled.
0 – no fault (default)
1 – IBUS reverse current fault

REG04 (EVENT_2)

Figure 25. REG04 (EVENT_2)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 7. REG04 (EVENT_2)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
6 ADC_DONE. R Y N Y Indicates if ADC conversion is complete for the required parameters in 1-shot mode only. This bit will change to '0' when an ADC conversion is is requested in 1-shot mode, and it will change back to '1' when the conversion is complete. During continuous conversion mode, this bit will be '0'.
0 – conversion not complete (default)
1 – conversion complete
5 VDROP_ALM R Y N Y Indicates if VDROP_ALM threshold is reached
0 – no fault (default)
1 – VDROP_ALM fault
4 VDROP_OVP_FLT R Y N Y Indicates if VDROP_OVP threshold is reached. Battery switch is disabled.
0 – no fault (default)
1 – VDROP_OVP fault
3 VBUS_INSERT R Y N Y Indicates if VBUS is detected. \INT toggles when VBUS is inserted but does not toggle when VBUS is removed.
0 – VBUS not inserted (default)
1 – VBUS inserted
2 BAT_INSERT R Y N Y Indicates if battery is detected. \INT toggles when battery is inserted but does not toggle when battery is removed.
0 – Battery not inserted (default)
1 – Battery inserted
1 TSHUT_FLT R/W Y N Y IC thermal shutdown indictator. Battery switch is disabled.
0 – no fault (default)
1 – IC thermal shutdown fault
0 IBUS_OCP_FLT R/W Y N Y IBUS over current fault. This bit is set when IBUS exceeds IBUS_OCP register. Battery switch is disabled.
0 – no fault (default)
1 – IBUS over current fault

REG05 (EVENT_1_EN)

Figure 26. REG05 (EVENT_1_EN)
7 6 5 4 3 2 1 0
1 1 1 1 1 1 1 0
R/W R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8. REG05 (EVENT_1_EN)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 VBUS_OVP_EN R/W Y N Y Enables VBUS_OVP protection
0 – disable VBUS_OVP protection
1 – enable VBUS_OVP protection (default)
6 IBUS_REG_EN R/W Y N Y Enable IBUS regulation
0 – disable IBUS regulation
1 – enable IBUS regulation (default)
5 VBAT_REG_EN R/W Y N Y Enable VBAT regulation
0 – disable VBAT regulation
1 – enable VBAT regulation (default)
4 IBAT_REG_EN R/W Y N Y Enable IBAT regulation
0 – disable IBAT regulation
1 – enable IBAT regulation (default)
3 VOUT_REG_EN R/W Y N Y Enable VOUT regulation
0 – disable VOUT regulation
1 – enable VOUT regulation (default)
2 TS_BUS_FLT_EN R/W Y N Y Enable TS_BUS protection
0 – disable TS_BUS protection
1 – enable TS_BUS protection (default)
1 TS_BAT_FLT_EN R/W Y N Y Enable TS_BAT protection
0 – disable TS_BAT protection
1 – enable TS_BAT protection (default)
0 VBUS_PD_EN R/W Y N Y Enable the VBUS pull-down resistor (RVBUS_PD)
0 – disable RVBUS_PD (default)
1 – enable RVBUS_PD

REG06 (CONTROL)

Figure 27. REG06 (CONTROL)
7 6 5 4 3 2 1 0
0 0 1 0 0 1 0 0
R/W R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9. REG06 (CONTROL)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 VDROP_OVP_EN R/W Y N Y Enables VDROP_OVP protection
0 – disable VDROP_OVP protection (default)
1 – enable VDROP_OVP protection
6 VDROP_ALM_EN R/W Y N Y Enables VDROP_ALM protection
0 – disable VDROP_ALM protection (default)
1 – enable VDROP_ALM protection
5 SENSE_R R/W Y N Y Select the sense resistor value between SRP and SRN
0 – 5 mΩ
1 – 10 mΩ (default)
4 CHG_EN R/W Y Y Y Software bit for charge enable. This enables the battery switch. This bit will set to '0' if any fault causes the battery switch to be disabled.
0 – charge disabled (default)
1 – charge enabled
3 WATCHDOG[1] R/W Y N Y Watchdog timer setting
00 – disable watchdog timer
01 – 0.5 s
10 – 1.0 s (default)
11 – 2 s
2 WATCHDOG[0] R/W Y N Y
1 RCP_SET R/W Y N Y Reverse current protection (RCP) threshold setting
0 – RCP set to 0 A (default)
1 – RCP set to -3 A
0 REG_RST R/W Y N Y Register reset
0 – no reset (default)
1 – reset all registers to default values

REG07 (ADC_CONTROL)

Figure 28. REG07 (ADC_CONTROL)
7 6 5 4 3 2 1 0
1 0 0 0 0 1 1 1
R/W R R R R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 10. REG07 (ADC_CONTROL)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 TDIE_ADC_EN R/W Y N Y Enable/ disable conversion of die junction temperature
0 – disable conversion
1 – enabled conversion (default)
6 Reserved R Y N Y Reserved bit. Always read 0.
5 Reserved R Y N Y Reserved bit. Always read 0.
4 Reserved R Y N Y Reserved bit. Always read 0.
3 ADC_EN R/W Y Y Y Enable/ disable ADC
0 – disable ADC (default)
1 – enable ADC
2 ADC_RATE R/W Y N Y Set ADC conversion rate
0 – 1-shot conversion
1 – continuous conversion (default)
1 ADC_AVG_EN R/W Y N Y Enable/disable ADC measurement averaging
0 – disable averaging, instantaneous measurement
1 – enable averaging (default)
0 ADC_SAMPLES R/W Y N Y Set the number of samples to be taken for an ADC conversion
0 – 8 samples taken for averaging
1 – 16 samples taken for averaging (default)

REG08 (ADC_EN)

Figure 29. REG08 (ADC_EN)
7 6 5 4 3 2 1 0
1 1 1 1 1 1 1 1
R/W R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 11. REG08 (ADC_EN)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 VBUS_ADC_EN R/W Y N Y Enable/ disable conversion of VBUS voltage
0 – disable conversion
1 – enabled conversion (default)
6 IBUS_ADC_EN R/W Y N Y Enable/ disable conversion of IBUS current
0 – disable conversion
1 – enabled conversion (default)
5 VOUT_ADC_EN R/W Y N Y Enable/ disable conversion of VOUT voltage
0 – disable conversion
1 – enabled conversion (default)
4 VDROP_ADC_EN R/W Y N Y Enable/ disable conversion of VDROP voltage
0 – disable conversion
1 – enabled conversion (default)
3 VBAT_ADC_EN R/W Y N Y Enable/ disable conversion of VBAT voltage
0 – disable conversion
1 – enabled conversion (default)
2 IBAT_ADC_EN R/W Y N Y Enable/ disable conversion of IBAT current
0 – disable conversion
1 – enabled conversion (default)
1 TS_BUS_ADC_EN R/W Y N Y Enable/ disable conversion of TS_BUS voltage
0 – disable conversion
1 – enabled conversion (default)
0 TS_BAT_ADC_EN R/W Y N Y Enable/ disable conversion of TS_BAT voltage
0 – disable conversion
1 – enabled conversion (default)

REG09 (PROTECTION)

Figure 30. REG09 (PROTECTION)
7 6 5 4 3 2 1 0
1 0 1 0 0 0 0 0
R/W R/W R/W R/W R R R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 12. REG09

Bit Field Type Reset Description
REG_RST Watchdog EN
7 IBUS_OCP[3] R/W Y N Y 4 A VBUS input overcurrent threshold
Offset: none
Range: 0 A to 7.5 A
Default: 5 A (1010)
6 IBUS_OCP[2] R/W Y N Y 2 A
5 IBUS_OCP[1] R/W Y N Y 1 A
4 IBUS_OCP[0] R/W Y N Y 0.5 A
3 Reserved R Y N Y Reserved bit. Always read 0.
2 Reserved R Y N Y Reserved bit. Always read 0.
1 OCP_RES R/W Y N Y Controls the response of the OCP event or IBUS
0 – BLANKING mode; the device will wait 128 µs before the battery switch is disabled and latched off (default)
1 – HICCUP mode; battery switch is disabled instantaneously, and the device will attampt to turn on the battery switch every 100 ms, up to 7 times before latching off.
0 VBUS_OVP_DLY R/W Y N Y Set VBUS fault deglitch time
0 – 8 µs deglitch time (default)
1 – 128 µs deglitch time

REG0A (VBUS_OVP)

Figure 31. REG0A (VBUS_OVP)
7 6 5 4 3 2 1 0
0 0 1 0 1 0 1 1
R R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 13. REG0A (VBUS_OVP)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R Y N Y Reserved bit. Always read 0.
6 VBUS_OVP[6] R/W Y N Y 1920 mV VBUS over voltage threshold
Offset: 4.2 V
Range: 4.2 V to 6.51 V
Default: 5.49 V (00101011)
5 VBUS_OVP[5] R/W Y N Y 960 mV
4 VBUS_OVP[4] R/W Y N Y 480 mV
3 VBUS_OVP[3] R/W Y N Y 240 mV
2 VBUS_OVP[2] R/W Y N Y 120 mV
1 VBUS_OVP[1] R/W Y N Y 60 mV
0 VBUS_OVP[0] R/W Y N Y 30 mV

REG0B (VOUT_REG)

Figure 32. REG0B (VOUT_REG)
7 6 5 4 3 2 1 0
0 0 0 1 0 0 0 0
R R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 14. REG0B (VOUT_REG)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R Y N Y Reserved bit. Always read 0.
6 VOUT_OVP[5] R/W Y N Y 800 mV VOUT regulation threshold
Offset: 4.2 V
Range: 4.2 V to 4.975 V
Default: 4.4 V (00010000)
5 VOUT_OVP[4] R/W Y N Y 400 mV
4 VBUS_OVP[3] R/W Y N Y 200 mV
3 VBUS_OVP[2] R/W Y N Y 100 mV
2 VBUS_OVP[1] R/W Y N Y 50 mV
1 VBUS_OVP[0] R/W Y N Y 25 mV
0 Reserved R/W Y N Y Reserved bit. Always read 0.

REG0C (VDROP_OVP)

Figure 33. REG0C (VDROP_OVP)
7 6 5 4 3 2 1 0
0 0 1 1 1 1 0 0
R/W R/W R/W R/W R/W R/W R/W R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 15. REG0C (VDROP_OVP)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 VDROP_OVP[6] R/W Y N Y 640 mV VDROP OVP threshold
Offset: none
Range: 0 mV to 1000 mV
Default: 300 mV (00111100)
6 VDROP_OVP[5] R/W Y N Y 320 mV
5 VDROP_OVP[4] R/W Y N Y 160 mV
4 VDROP_OVP[3] R/W Y N Y 80 mV
3 VDROP_OVP[2] R/W Y N Y 40 mV
2 VDROP_OVP[1] R/W Y N Y 20 mV
1 VDROP_OVP[1] R/W Y N Y 10 mV
0 Reserved R Y N Y Reserved bit. Always read 0.

REG0D (VDROP_ALM)

Figure 34. REG0D (VDROP_ALM)
7 6 5 4 3 2 1 0
0 0 0 1 0 1 0 0
R/W R/W R/W R/W R/W R/W R/W R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 16. REG0D (VDROP_ALM)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 VDROP_ALM[6] R/W Y N Y 640 mV VDROP ALM threshold
Offset: none
Range: 0 mV to 1000 mV
Default: 100 mV (00010100)
6 VDROP_ALM[5] R/W Y N Y 320 mV
5 VDROP_ALM[4] R/W Y N Y 160 mV
4 VDROP_ALM[3] R/W Y N Y 80 mV
3 VDROP_ALM[2] R/W Y N Y 40 mV
2 VDROP_ALM[1] R/W Y N Y 20 mV
1 VDROP_ALM[1] R/W Y N Y 10 mV
0 Reserved R Y N Y Reserved bit. Always read 0.

REG0E (VBAT_REG)

Figure 35. REG0E (VBAT_REG)
7 6 5 4 3 2 1 0
0 0 0 0 1 0 0 0
R R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 17. REG0E (VBAT_REG)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R Y N Y Reserved bit. Always read 0.
6 VBAT_REG[6] R/W Y N Y 800 mV Battery voltage regulation threshold
Offset: 4.2 V
Range: 4.2 V to 4.975 V
Default: 4.3 V (00001000)
5 VBAT_REG[5] R/W Y N Y 400 mV
4 VBAT_REG[4] R/W Y N Y 200 mV
3 VBAT_REG[3] R/W Y N Y 100 mV
2 VBAT_REG[2] R/W Y N Y 50 mV
1 VBAT_REG[1] R/W Y N Y 25 mV
0 VBAT_REG[0] R/W Y N Y 12.5 mV

REG0F (IBAT_REG)

Figure 36. REG0F (IBAT_REG)
7 6 5 4 3 2 1 0
0 0 1 0 1 0 0 0
R R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 18. REG0F (IBAT_REG)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R Y N Y Reserved bit. Always read 0.
6 IBAT_REG[6] R/W Y N Y 3200 mA Battery current regulation threshold
Offset: 0 A
Range: 0 A to 6.35 A
Default: 2 A (00101000)
5 IBAT_REG[5] R/W Y N Y 1600 mA
4 IBAT_REG[4] R/W Y N Y 800 mA
3 IBAT_REG[3] R/W Y N Y 400 mA
2 IBAT_REG[2] R/W Y N Y 200 mA
1 IBAT_REG[1] R/W Y N Y 100 mA
0 IBAT_REG[0] R/W Y N Y 50 mA

REG10 (IBUS_REG)

Figure 37. REG10 (IBUS_REG)
7 6 5 4 3 2 1 0
1 1 1 0 0 1 0 0
R R/W R/W R/W R/W R/W R/W R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19. REG10 (IBUS_REG)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R Y N Y Reserved bit. Always read 0.
6 IBUS_REG[5] R/W Y N Y 3200 mA Battery current regulation threshold
Offset: 0 A
Range: 0 A to 6.3 A
Default: 5 A (01100100)
5 IBUS_REG[4] R/W Y N Y 1600 mA
4 IBUS_REG[3] R/W Y N Y 800 mA
3 IBUS_REG[2] R/W Y N Y 400 mA
2 IBUS_REG[1] R/W Y N Y 200 mA
1 IBUS_REG[0] R/W Y N Y 100 mA
0 Reserved R Y N Y Reserved bit. Always read 0.

REG11 (TS_BUS_FLT)

Figure 38. REG11 (TS_BUS_FLT)
7 6 5 4 3 2 1 0
0 0 0 1 1 0 0 0
R R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 20. REG11 (TS_BUS_FLT)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R Y N Y Reserved bit. Always read 0.
6 TS_BUS_FLT[6] R/W Y N Y 1600 mA TS_BUS voltage threshold
Offset: 0 V
Range: 0 V to 1.4 V
Default: 0.6 V (00011000)
5 TS_BUS_FLT[5] R/W Y N Y 800 mA
4 TS_BUS_FLT[4] R/W Y N Y 400 mA
3 TS_BUS_FLT[3] R/W Y N Y 200 mA
2 TS_BUS_FLT[2] R/W Y N Y 100 mA
1 TS_BUS_FLT[1] R/W Y N Y 50 mA
0 TS_BUS_FLT[0] R/W Y N Y 25 mA

REG12 (TS_BAT_FLT)

Figure 39. REG12 (TS_BAT_FLT)
7 6 5 4 3 2 1 0
0 0 0 1 1 1 0 0
R R/W R/W R/W R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 21. REG12 (TS_BAT_FLT)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R Y N Y Reserved bit. Always read 0.
6 TS_BAT_FLT[6] R/W Y N Y 1600 mA TS_BAT voltage threshold
Offset: 0 V
Range: 0 V to 1.4 V
Default: 0.7 V (00011100)
5 TS_BAT_FLT[5] R/W Y N Y 800 mA
4 TS_BAT_FLT[4] R/W Y N Y 400 mA
3 TS_BAT_FLT[3] R/W Y N Y 200 mA
2 TS_BAT_FLT[2] R/W Y N Y 100 mA
1 TS_BAT_FLT[1] R/W Y N Y 50 mA
0 TS_BAT_FLT[0] R/W Y N Y 25 mA

REG 13 and REG 14 (VBUS_ADC)

Figure 40. REG 13 and REG 14 (VBUS_ADC)
REG13 REG14
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R R R R R R R R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 22. REG 13 and REG 14 (VBUS_ADC)

Register Bit Field Type Reset Description
REG_RST Watchdog EN
REG13 7 VBUS_POL R Y N Y Indicates polarity of VBUS voltage. Always positive.
0 - positive voltage
1 - negative voltage
6 VBUS_ADC[14] R Y N Y 16384 mV Voltage representation of ADC conversion of VBUS voltage.
Range: 0 V, and 2.048 V to 6.140 V
Default: 0 V (0000000000000000)
If VBUS < 0.3 V, VBUS_ADC = 0.3 V
5 VBUS_ADC[13] R Y N Y 8192 mV
4 VBUS_ADC[12] R Y N Y 4096 mV
3 VBUS_ADC[11] R Y N Y 2048 mV
2 VBUS_ADC[10] R Y N Y 1024 mV
1 VBUS_ADC[9] R Y N Y 512 mV
0 VBUS_ADC[8] R Y N Y 256 mV
REG14 7 VBUS_ADC[7] R Y N Y 128 mV
6 VBUS_ADC[6] R Y N Y 64 mV
5 VBUS_ADC[5] R Y N Y 32 mV
4 VBUS_ADC[4] R Y N Y 16 mV
3 VBUS_ADC[3] R Y N Y 8 mV
2 VBUS_ADC[2] R Y N Y 4 mV
1 VBUS_ADC[1] R Y N Y 2 mV
0 VBUS_ADC[0] R Y N Y 1 mV

REG15 and REG16 (IBUS_ADC)

Figure 41. REG15 and REG16 (IBUS_ADC)
REG15 REG16
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R R R R R R R R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 23. REG15 and REG16 (IBUS_ADC)

Register Bit Field Type Reset Description
REG_RST Watchdog EN
REG15 7 IBUS_POL R Y N Y Indicates polarity of IBUS current. Always positive.
0 - positive current
1 - negative current
6 IBUS_ADC[14] R Y N Y 16384 mA Current representation of ADC conversion of VBUS current.
Range: 0 A to 7.5 A
Default: 0 A (0000000000000000)
5 IBUS_ADC[13] R Y N Y 8192 mA
4 IBUS_ADC[12] R Y N Y 4096 mA
3 IBUS_ADC[11] R Y N Y 2048 mA
2 IBUS_ADC[10] R Y N Y 1024 mA
1 IBUS_ADC[9] R Y N Y 512 mA
0 IBUS_ADC[8] R Y N Y 256 mA
REG16 7 IBUS_ADC[7] R Y N Y 128 mA
6 IBUS_ADC[6] R Y N Y 64 mA
5 IBUS_ADC[5] R Y N Y 32 mA
4 IBUS_ADC[4] R Y N Y 16 mA
3 IBUS_ADC[3] R Y N Y 8 mA
2 IBUS_ADC[2] R Y N Y 4 mA
1 IBUS_ADC[1] R Y N Y 2 mA
0 IBUS_ADC[0] R Y N Y 1 mA

REG17 and REG18 (VOUT_ADC)

Figure 42. REG17 and REG18 (VOUT_ADC)
REG17 REG18
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R R R R R R R R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 24. REG17 and REG18 (VOUT_ADC)

Register Bit Field Type Reset Description
REG_RST Watchdog EN
REG17 7 VOUT_POL R Y N Y Indicates polarity of VDROP voltage. Always positive.
0 - positive voltage
1 - negative voltage
6 VOUT_ADC[14] R Y N Y 16384 mV Voltage representation of ADC conversion of VDROP voltage.
Range: 2.048 V to 6.140 V
Default: 0 V (0000000000000000)
5 VOUT_ADC[13] R Y N Y 8192 mV
4 VOUT_ADC[12] R Y N Y 4096 mV
3 VOUT_ADC[11] R Y N Y 2048 mV
2 VOUT_ADC[10] R Y N Y 1024 mV
1 VOUT_ADC[9] R Y N Y 512 mV
0 VOUT_ADC[8] R Y N Y 256 mV
REG18 7 VOUT_ADC[7] R Y N Y 128 mV
6 VOUT_ADC[6] R Y N Y 64 mV
5 VOUT_ADC[5] R Y N Y 32 mV
4 VOUT_ADC[4] R Y N Y 16 mV
3 VOUT_ADC[3] R Y N Y 8 mV
2 VOUT_ADC[2] R Y N Y 4 mV
1 VOUT_ADC[1] R Y N Y 2 mV
0 VOUT_ADC[0] R Y N Y 1 mV

REG19 and REG1A (VDROP_ADC)

Figure 43. REG19 and REG1A (VDROP_ADC)
REG19 REG1A
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R R R R R R R R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 25. REG19 and REG1A (VDROP_ADC)

Register Bit Field Type Reset Description
REG_RST Watchdog EN
REG19 7 VDROP_POL R Y N Y Indicates polarity of VDROP voltage. Always positive.
0 - positive voltage
1 - negative voltage
6 VDROP_ADC[14] R Y N Y 16384 mV Voltage representation of ADC conversion of VBUS voltage.
Range: 0 mV to 1000 mV
Default: 0 mV (0000000000000000)
5 VDROP_ADC[13] R Y N Y 8192 mV
4 VDROP_ADC[12] R Y N Y 4096 mV
3 VDROP_ADC[11] R Y N Y 2048 mV
2 VDROP_ADC[10] R Y N Y 1024 mV
1 VDROP_ADC[9] R Y N Y 512 mV
0 VDROP_ADC[8] R Y N Y 256 mV
REG1A 7 VDROP_ADC[7] R Y N Y 128 mV
6 VDROP_ADC[6] R Y N Y 64 mV
5 VDROP_ADC[5] R Y N Y 32 mV
4 VDROP_ADC[4] R Y N Y 16 mV
3 VDROP_ADC[3] R Y N Y 8 mV
2 VDROP_ADC[2] R Y N Y 4 mV
1 VDROP_ADC[1] R Y N Y 2 mV
0 VDROP_ADC[0] R Y N Y 1 mV

REG1B and REG1C (VBAT_ADC)

Figure 44. REG1B and REG1C (VBAT_ADC)
REG1B REG1C
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R R R R R R R R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 26. REG1B and REG1C (VBAT_ADC)

Register Bit Field Type Reset Description
REG_RST Watchdog EN
REG1B 7 VBAT_POL R Y N Y Indicates polarity of VBUS voltage. Always positive.
0 - positive voltage
1 - negative voltage
6 VBAT_ADC[14] R Y N Y 16384 mV Voltage representation of ADC conversion of VBAT voltage.
Range: 2.048 V to 6.140 V
Default: 0 V (0000000000000000)
5 VBAT_ADC[13] R Y N Y 8192 mV
4 VBAT_ADC[12] R Y N Y 4096 mV
3 VBAT_ADC[11] R Y N Y 2048 mV
2 VBAT_ADC[10] R Y N Y 1024 mV
1 VBAT_ADC[9] R Y N Y 512 mV
0 VBAT_ADC[8] R Y N Y 256 mV
REG1C 7 VBAT_ADC[7] R Y N Y 128 mV
6 VBAT_ADC[6] R Y N Y 64 mV
5 VBAT_ADC[5] R Y N Y 32 mV
4 VBAT_ADC[4] R Y N Y 16 mV
3 VBAT_ADC[3] R Y N Y 8 mV
2 VBAT_ADC[2] R Y N Y 4 mV
1 VBAT_ADC[1] R Y N Y 2 mV
0 VBAT_ADC[0] R Y N Y 1 mV

REG1D and REG1E (IBAT_ADC)

Figure 45. REG1D and REG1E (IBAT_ADC)
REG1D REG1E
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R R R R R R R R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 27. REG1D and REG1E (IBAT_ADC)

Register Bit Field Type Reset Description
REG_RST Watchdog EN
REG1D 7 IBAT_POL R Y N Y Indicates polarity of battery current.
0 - positive voltage (default)
1 - negative voltage
6 IBAT_ADC[14] R Y N Y 16384 mV Voltage representation of ADC conversion of VBUS voltage.
Range: 0 A to 7.104 A
Default: 0 A(0000000000000000)
5 IBAT_ADC[13] R Y N Y 8192 mV
4 IBAT_ADC[12] R Y N Y 4096 mV
3 IBAT_ADC[11] R Y N Y 2048 mV
2 IBAT_ADC[10] R Y N Y 1024 mV
1 IBAT_ADC[9] R Y N Y 512 mV
0 IBAT_ADC[8] R Y N Y 256 mV
REG1E 7 IBAT_ADC[7] R Y N Y 128 mV
6 IBAT_ADC[6] R Y N Y 64 mV
5 IBAT_ADC[5] R Y N Y 32 mV
4 IBAT_ADC[4] R Y N Y 16 mV
3 IBAT_ADC[3] R Y N Y 8 mV
2 IBAT_ADC[2] R Y N Y 4 mV
1 IBAT_ADC[1] R Y N Y 2 mV
0 IBAT_ADC[0] R Y N Y 1 mV

REG1F and REG20 (TS_BUS_ADC)

Figure 46. REG1F and REG20 (TS_BUS_ADC)
REG1F REG20
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R R R R R R R R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 28. REG1F and REG20 (TS__BUS_ADC)

Register Bit Field Type Reset Description
REG_RST Watchdog EN
REG1F 7 TS_BUS_POL R Y N Y Indicates polarity of TS_BUS voltage. Always positive.
0 - positive voltage
1 - negative voltage
6 TS_BUS_ADC [14] R Y N Y 16384 mV Voltage representation of ADC conversion of TS_BUS voltage.
Range: 0 V to 2.420 V
Default: 0 V (0000000000000000)
5 TS_BUS_ADC [13] R Y N Y 8192 mV
4 TS_BUS_ADC [12] R Y N Y 4096 mV
3 TS_BUS_ADC [11] R Y N Y 2048 mV
2 TS_BUS_ADC [10] R Y N Y 1024 mV
1 TS_BUS_ADC [9] R Y N Y 512 mV
0 TS_BUS_ADC [8] R Y N Y 256 mV
REG20 7 TS_BUS_ADC [7] R Y N Y 128 mV
6 TS_BUS_ADC [6] R Y N Y 64 mV
5 TS_BUS_ADC [5] R Y N Y 32 mV
4 TS_BUS_ADC [4] R Y N Y 16 mV
3 TS_BUS_ADC [3] R Y N Y 8 mV
2 TS_BUS_ADC [2] R Y N Y 4 mV
1 TS_BUS_ADC [1] R Y N Y 2 mV
0 TS_BUS_ADC [0] R Y N Y 1 mV

REG21 and REG22 (TS_BAT_ADC)

Figure 47. REG21 and REG22 (TS_BAT_ADC)
REG21 REG22
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R R R R R R R R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 29. REG21 and REG22 (TS_BAT_ADC)

Register Bit Field Type Reset Description
REG_RST Watchdog EN
REG21 7 TS_BAT_POL R Y N Y Indicates polarity of TS_BAT voltage. Always positive.
0 - positive voltage
1 - negative voltage
6 TS_BAT_ADC [14] R Y N Y 16384 mV Voltage representation of ADC conversion of TS_BAT voltage.
Range: 0 V to 2.420 V
Default: 0 V (0000000000000000)
5 TS_BAT_ADC [13] R Y N Y 8192 mV
4 TS_BAT_ADC [12] R Y N Y 4096 mV
3 TS_BAT_ADC [11] R Y N Y 2048 mV
2 TS_BAT_ADC [10] R Y N Y 1024 mV
1 TS_BAT_ADC [9] R Y N Y 512 mV
0 TS_BAT_ADC [8] R Y N Y 256 mV
REG22 7 TS_BAT_ADC [7] R Y N Y 128 mV
6 TS_BAT_ADC [6] R Y N Y 64 mV
5 TS_BAT_ADC [5] R Y N Y 32 mV
4 TS_BAT_ADC [4] R Y N Y 16 mV
3 TS_BAT_ADC [3] R Y N Y 8 mV
2 TS_BAT_ADC [2] R Y N Y 4 mV
1 TS_BAT_ADC [1] R Y N Y 2 mV
0 TS_BAT_ADC [0] R Y N Y 1 mV

REG 23 (TDIE_ADC)

Figure 48. REG23 (TDIE_ADC)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 30. REG23 (TDIE_ADC)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 DIE_TEMP_ADC [7] R Y N Y 128°C Temperature representation of ADC conversion of die junction temperature.
Range: 25°C to 150°C
Default: 0°C (0000000000000000)
6 DIE_TEMP_ADC [6] R Y N Y 64°C
5 DIE_TEMP_ADC [5] R Y N Y 32°C
4 DIE_TEMP_ADC [4] R Y N Y 16°C
3 DIE_TEMP_ADC [3] R Y N Y 8°C
2 DIE_TEMP_ADC [2] R Y N Y 4°C
1 DIE_TEMP_ADC [1] R Y N Y 2°C
0 DIE_TEMP_ADC [0] R Y N Y 1°C

REG 24 (EVENT_2_EN)

Figure 49. REG24 (EVENT_2_EN)
7 6 5 4 3 2 1 0
0 0 0 0 1 0 0 0
R/W R R R R/W R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 31. REG24 (EVENT_2_EN) (0x24 Register)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 VDROP_AMP_DIS R/W Y N Y Turn on/ off VDROP AMP
0 – Turn on VDROP AMP (default)
1 – Turn off VDROP AMP
6 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
5 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
4 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
3 IBUS_OCP_EN R/W Y N Y Enable/ disable IBUS over current protection
0 – disable IBUS OCP
1 – enabled IBUS OCP (default)
2 VBAT_OVP_EN R/W Y N Y Enable/ disable VBAT over voltage protection
0 – disable VBAT OVP (default)
1 – enabled VBAT OVP
1 IBAT_OCP_EN R/W Y N Y Enable/ disable IBAT over current protection
0 – disable IBAT OCP (default)
1 – enabled IBAT OCP
0 VOUT_OVP_EN R/W Y N Y Enable/ disable VOUT over voltage protection
0 – disable VOUT OVP protection (default)
1 – enabled VOUT_OVP

REG 25 (EVENT_3_MASK)

Figure 50. REG25 (EVENT_3_MASK)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
R R R R R R/W R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 32. REG26 (EVENT_3_MASK) (0x026 Register)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
6 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
5 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
4 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
3 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
2 VBAT_OVP_MASK R/W Y N Y VBAT over voltage fault mask.
0 – no mask. INT will assert low when VBAT_OVP bit is set (default)
1 – VBAT_OVP is masked. INT will not assert low when VBAT_OVP bit is set.
1 IBAT_OCP_MASK R/W Y N Y IBAT over current fault mask.
0 – no mask. INT will assert low when IBAT_OCP bit is set (default)
1 – IBAT_OCP is masked. INT will not assert low when IBAT_OCP bit is set.
0 VOUT_OVP_MASK R/W Y N Y VOUT over voltage fault mask.
0 – no mask. INT will assert low when VOUT_OVP bit is set (default)
1 – VOUT_OVP is masked. INT will not assert low when VOUT_OVP bit is set.

REG 26 (EVENT_3)

Figure 51. REG26 (EVENT_3)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 33. REG26 (EVENT_3) (0x26 Register)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 SCP_FLT R Y N Y Indicates if high current from VBUS to VOUT has hit ISCP threshold. Battery switch is disabled
0 – no fault (default)
1 – short circuit fault
6 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
5 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
4 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
3 VUSB_OVP_FLT R Y N Y Indicates if VUSB_OVP threshold is reached. Battery switch is disabled
0 – no fault (default)
1 – VUSB_OVP fault
2 VBAT_OVP_FLT R Y N Y Indicates if VBAT_OVP threshold is reached. Battery switch is disabled
0 – no fault (default)
1 – VBAT_OVP fault
1 IBAT_OCP_FLT R Y N Y Indicates if IBAT_OCP threshold is reached. Battery switch is disabled
0 – no fault (default)
1 – IBAT_OCP fault
0 VOUT_OVP_FLT R Y N Y Indicates if VOUT_OVP threshold is reached. Battery switch is disabled
0 – no fault (default)
1 – VOUT_OVP fault

REG27 and REG28 (VUSB_ADC)

Figure 52. REG27 and REG28 (VUSB_ADC)
REG27 REG28
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R R R R R R R R R R R R R R R R
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 34. REG27 and REG28 (VUSB_ADC)

Register Bit Field Type Reset Description
REG_RST Watchdog EN
REG21 7 VUSB_POL R Y N Y Indicates polarity of TS_BAT voltage. Always positive.
0 - positive voltage
1 - negative voltage
6 VUSB_ADC [14] R Y N Y 16384 mV Voltage representation of ADC conversion of VUSB voltage.
Range: 2.048 V to 6.140 V
Default: 0 V (0000000000000000)
5 VUSB_ADC [13] R Y N Y 8192 mV
4 VUSB_ADC [12] R Y N Y 4096 mV
3 VUSB_ADC [11] R Y N Y 2048 mV
2 VUSB_ADC [10] R Y N Y 1024 mV
1 VUSB_ADC [9] R Y N Y 512 mV
0 VUSB_ADC [8] R Y N Y 256 mV
REG22 7 VUSB_ADC [7] R Y N Y 128 mV
6 VUSB_ADC [6] R Y N Y 64 mV
5 VUSB_ADC [5] R Y N Y 32 mV
4 VUSB_ADC [4] R Y N Y 16 mV
3 VUSB_ADC [3] R Y N Y 8 mV
2 VUSB_ADC [2] R Y N Y 4 mV
1 VUSB_ADC [1] R Y N Y 2 mV
0 VUSB_ADC [0] R Y N Y 1 mV

REG 29 (CONTROL_2)

Figure 53. REG29 (CONTROL_2)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
R R R R R R R R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 35. REG29 (RSENSE) (0x29 Register)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
4 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
3 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
2 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
1 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
6 VUSBOVP_TH[1] R Y N Y Indicates the VUSB OVP threshold.
00 – 5.5 V (default)
01 – 6.5 V
10 – 10.5 V
11 – 14.0 V
5 VUSBOVP_TH[0] R Y N Y
4 OVPSET_DIS R/W Y N N Disables the OVPSET pin setting. When disabled, VUSBOVP threshold is only determined by the settings in VUSBOVP_I2C[2:1].
0 – Enable OVPSET pin (default)
1 – Disable OVPSET pin
3 VUSBOVP_I2C[1] R/W Y N Y Indicates the VUSB OVP threshold.
00 – 5.5 V
01 – 6.5 V
10 – 10.5 V
11 – 14.0 V (default)
2 VUSBOVP_I2C[0] R/W Y N Y
1 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
0 R_PLACE R/W Y N Y Select location of SRP/SRN sense resistor
0 – low-side placement (default)
1 – high-side placement

REG 40 (DIE_TEMP_FLT)

Figure 54. REG 40 (DIE_TEMP_FLT)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 1 1
R R R R R R R/W R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 36. REG 40 (DIE_TEMP_FLT) (0x40 Register)

Bit Field Type Reset Description
REG_RST Watchdog EN
7 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
6 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
5 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
4 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
3 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
2 Reserved R N/A N/A N/A Reserved bit. Always reads 0.
1 DIE_TEMP_FLT [1] R/W Y N Y 30 C TSHUT temperature threshold
Offset: 105°C
Range: 105°C to 150°C
Default: 150°C (0b11)
0 DIE_TEMP_FLT [0] R/W Y N Y 15 C