JAJSFD9B July   2015  – May 2018

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
    1.     概略回路図
  4. 改訂履歴
  5. 概要(続き)
  6. Pin Configuration and Functions
    1.     Pin Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Functional Block Diagram
    2. 8.2 Feature Description
      1. 8.2.1  Device Power-On-Reset (POR)
      2. 8.2.2  Device Power Up from Battery without Input Source
      3. 8.2.3  Device Power Up from Input Source
        1. 8.2.3.1 Power Up REGN Regulation (LDO)
        2. 8.2.3.2 Poor Source Qualification
        3. 8.2.3.3 Input Source Type Detection
          1. 8.2.3.3.1 D+/D– Detection Sets Input Current Limit
          2. 8.2.3.3.2 Force Input Current Limit Detection
        4. 8.2.3.4 Input Voltage Limit Threshold Setting (VINDPM Threshold)
        5. 8.2.3.5 Converter Power-Up
      4. 8.2.4  Input Current Optimizer (ICO)
      5. 8.2.5  Boost Mode Operation from Battery
      6. 8.2.6  Power Path Management
        1. 8.2.6.1 Narrow VDC Architecture
        2. 8.2.6.2 Dynamic Power Management
        3. 8.2.6.3 Supplement Mode
      7. 8.2.7  Battery Charging Management
        1. 8.2.7.1 Autonomous Charging Cycle
        2. 8.2.7.2 Battery Charging Profile
        3. 8.2.7.3 Charging Termination
        4. 8.2.7.4 Resistance Compensation (IRCOMP)
        5. 8.2.7.5 Thermistor Qualification
          1. 8.2.7.5.1 Cold/Hot Temperature Window in Charge Mode
          2. 8.2.7.5.2 Cold/Hot Temperature Window in Boost Mode
        6. 8.2.7.6 Charging Safety Timer
      8. 8.2.8  Battery Monitor
      9. 8.2.9  Status Outputs (STAT, and INT)
        1. 8.2.9.1 Charging Status Indicator (STAT)
        2. 8.2.9.2 Interrupt to Host (INT)
      10. 8.2.10 BATET (Q4) Control
        1. 8.2.10.1 BATFET Disable Mode (Shipping Mode)
        2. 8.2.10.2 BATFET Enable (Exit Shipping Mode)
        3. 8.2.10.3 BATFET Full System Reset
      11. 8.2.11 Current Pulse Control Protocol
      12. 8.2.12 Input Current Limit on ILIM
      13. 8.2.13 Thermal Regulation and Thermal Shutdown
        1. 8.2.13.1 Thermal Protection in Buck Mode
        2. 8.2.13.2 Thermal Protection in Boost Mode
      14. 8.2.14 Voltage and Current Monitoring in Buck and Boost Mode
        1. 8.2.14.1 Voltage and Current Monitoring in Buck Mode
          1. 8.2.14.1.1 Input Overvoltage (ACOV)
          2. 8.2.14.1.2 System Overvoltage Protection (SYSOVP)
        2. 8.2.14.2 Current Monitoring in Boost Mode
          1. 8.2.14.2.1 Boost Mode Overvoltage Protection
      15. 8.2.15 Battery Protection
        1. 8.2.15.1 Battery Overvoltage Protection (BATOVP)
        2. 8.2.15.2 Battery Over-Discharge Protection
        3. 8.2.15.3 System Overcurrent Protection
      16. 8.2.16 Serial Interface
        1. 8.2.16.1 Data Validity
        2. 8.2.16.2 START and STOP Conditions
        3. 8.2.16.3 Byte Format
        4. 8.2.16.4 Acknowledge (ACK) and Not Acknowledge (NACK)
        5. 8.2.16.5 Slave Address and Data Direction Bit
        6. 8.2.16.6 Single Read and Write
        7. 8.2.16.7 Multi-Read and Multi-Write
    3. 8.3 Device Functional Modes
      1. 8.3.1 Host Mode and Default Mode
    4. 8.4 Register Maps
      1. 8.4.1  REG00
        1. Table 8. REG00
      2. 8.4.2  REG01
        1. Table 9. REG01
      3. 8.4.3  REG02
        1. Table 10. REG02
      4. 8.4.4  REG03
        1. Table 11. REG03
      5. 8.4.5  REG04
        1. Table 12. REG04
      6. 8.4.6  REG05
        1. Table 13. REG05
      7. 8.4.7  REG06
        1. Table 14. REG06
      8. 8.4.8  REG07
        1. Table 15. REG07
      9. 8.4.9  REG08
        1. Table 16. REG08
      10. 8.4.10 REG09
        1. Table 17. REG09
      11. 8.4.11 REG0A
        1. Table 18. REG0A
      12. 8.4.12 REG0B
        1. Table 19. REG0B
      13. 8.4.13 REG0C
        1. Table 20. REG0C
      14. 8.4.14 REG0D
        1. Table 21. REG0D
      15. 8.4.15 REG0E
        1. Table 22. REG0E
      16. 8.4.16 REG0F
        1. Table 23. REG0F
      17. 8.4.17 REG10
        1. Table 24. REG10
      18. 8.4.18 REG11
        1. Table 25. REG11
      19. 8.4.19 REG12
        1. Table 26. REG12
      20. 8.4.20 REG13
        1. Table 27. REG13
      21. 8.4.21 REG14
        1. Table 28. REG14
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Custom Design With WEBENCH® Tools
        2. 9.2.2.2 Inductor Selection
        3. 9.2.2.3 Buck Input Capacitor
        4. 9.2.2.4 System Output Capacitor
      3. 9.2.3 Application Curves
    3. 9.3 System Examples
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12デバイスおよびドキュメントのサポート
    1. 12.1 ドキュメントのサポート
      1. 12.1.1 WEBENCH®ツールによるカスタム設計
      2. 12.1.2 関連資料
    2. 12.2 ドキュメントの更新通知を受け取る方法
    3. 12.3 コミュニティ・リソース
    4. 12.4 商標
    5. 12.5 静電気放電に関する注意事項
    6. 12.6 Glossary
  13. 13メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Pin Configuration and Functions

bq25895M
RTW (WQFN)
Top View
bq25895M po_25895_slusbu7.gif

Pin Functions

PIN TYPE(1) DESCRIPTION
NAME NO.
VBUS 1 P Charger Input Voltage.
The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1-µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC.
D+ 2 AIO Positive line of the USB data line pair.
D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter (MaxCharge™).
D– 3 AIO Negative line of the USB data line pair.
D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter (MaxCharge™).
STAT 4 DO Open drain charge status output to indicate various charger operation.
Connect to the pull up rail via 10-kΩ resistor. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin blinks in 1 Hz.
The STAT pin function can be disabled when STAT_DIS bit is set.
SCL 5 DI I2C Interface clock.
Connect SCL to the logic rail through a 10-kΩ resistor.
SDA DIO I2C Interface data.
Connect SDA to the logic rail through a 10-kΩ resistor.
INT 7 DO Open-drain Interrupt Output.
Connect the INT to a logic rail via 10-kΩ resistor. The INT pin sends active low, 256-µs pulse to host to report charger device status and fault.
OTG 8 DI Boost mode enable pin.
The boost mode is activated when OTG_CONFIG =1, OTG pin is high, and no input source is detected at VBUS
CE 9 DI Active low Charge Enable pin.
Battery charging is enabled when CHG_CONFIG = 1 and CE pin = Low. CE pin must be pulled High or Low.
ILIM 10 AI Input current limit Input. ILIM pin sets the maximum input current and can be used to monitor input current

ILIM pin sets the maximum input current limit by regulating the ILIM voltage at 0.8 V. A resistor is connected from ILIM pin to ground to set the maximum limit as IINMAX = KILIM/RILIM. The actual input current limit is the lower limit set by ILIM pin (when EN_ILIM bit is high) or IIINLIM register bits. Input current limit of less than 500 mA is not support on ILIM pin.

ILIM pin can also be used to monitor input current when the voltage is below 0.8V. The input current is proportional to the voltage on ILIM pin and can be calculated by IIN = (KILIM x VILIM) / (RILIM x 0.8)
The ILIM pin function can be disabled when EN_ILIM bit is 0.
TS 11 AI Temperature qualification voltage input.
Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when either TS pin is out of range. Recommend 103AT-2 thermistor.
QON 12 DI BATFET enable/reset control input.
When BATFET is in ship mode, a logic low of tSHIPMODE (typical 1sec) duration turns on BATFET to exit shipping mode. .
When VBUS is not plugged-in, a logic low of tQON_RST (typical 10sec) duration resets SYS (system power) by turning BATFET off for tBATFET_RST (typical 0.3sec) and then re-enable BATFET to provide full system power reset.
The pin contains an internal pull-up to maintain default high logic
BAT 13,14 P Battery connection point to the positive terminal of the battery pack.
The internal BATFET is connected between BAT and SYS. Connect a 10uF closely to the BAT pin.
SYS 15,16 P System connection point.
The internal BATFET is connected between BAT and SYS. When the battery falls below the minimum system voltage, switch-mode converter keeps SYS above the minimum system voltage. Connect a 20uF closely to the SYS pin.
PGND 17,18 P Power ground connection for high-current power converter node.
Internally, PGND is connected to the source of the n-channel LSFET. On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin.
SW 19,20 P Switching node connecting to output inductor.
Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047µF bootstrap capacitor from SW to BTST.
BTST 21 P PWM high side driver positive supply.
Internally, the BTST is connected to the anode of the boost-strap diode. Connect the 0.047 µF bootstrap capacitor from SW to BTST, and connect a schottky diode (such as NSR10F20NXT5G) from SW to PMID for boost mode output higher than 2.4 A.
REGN 22 P PWM low side driver positive supply output.
Internally, REGN is connected to the cathode of the boost-strap diode. Connect a 4.7 µF (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS pin.
PMID 23 DO Battery boost mode output.
Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. The minimum capacitance required on PMID to PGND is 40µF for up-to 2.4A output and 60µF for up-to 3.1A output
DSEL 24 DO Open-drain D+/D- multiplexer selection control.
Connect the DSEL to a logic rail via 10-KΩ resistor. The pin is normally float and pull-up by external resistor. During Input Source Type Detection, the pin drives low to indicate the device D+/D- detection is in progress and needs to take control of D+, D- signals. When detection is completed, the pin keeps low when MaxCharge™ adapter is detected. The pin returns to float and pulls high by external resistor when other input source type is detected.
PowerPAD™ P Exposed pad beneath the IC for heat dissipation. Always solder PowerPAD Pad to the board, and have vias on the PowerPAD plane star-connecting to PGND and ground plane for high-current power converter.
DI (Digital Input), DO (Digital Output), DIO (Digital Input/Output), AI (Analog Input), AO (Analog Output), AIO (Analog Input/Output)