JAJSH94 April 2019 BQ79606A-Q1
PRODUCTION DATA.
COMM_COML_RR_FLT_MSK Register Address: 0x12 | |||||||
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
SPARE[1] | SPARE[0] | SPARE | TXDIS_MSK | SOF_MSK | BERR_MSK | UNEXP_MSK | CRC_MSK |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
RW | RW | RW | RW | RW | RW | RW | RW |
SPARE[1:0] | Spare | ||||||
SPARE | Spare | ||||||
TXDIS_MSK | Enables mask for COMM_COML_RR_FAULT[TXDIS]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
SOF_MSK | Enables mask for COMM_COML_RR_FAULT[SOF]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
BERR_MSK | Enables mask for COMM_COML_RR_FAULT[BERR]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
UNEXP_MSK | Enables mask for COMM_COML_RR_FAULT[UNEXP]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
CRC_MSK | Enables mask for COMM_COML_RR_FAULT[CRC]
0: Mask disabled 1: Mask enabled to prevent fault signaling |