JAJSQQ4B December   2022  – December 2023 CC1354P10

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 機能ブロック図
  6. 5 Revision History
  7. 6 Device Comparison
  8. 7 Terminal Configuration and Functions
    1. 7.1 Pin Diagram – RGZ Package (Top View)
    2. 7.2 Signal Descriptions – RGZ Package
    3. 7.3 Connections for Unused Pins and Modules – RGZ Package
    4. 7.4 Pin Diagram – RSK Package (Top View)
    5. 7.5 Signal Descriptions – RSK Package
    6. 7.6 Connection of Unused Pins and Module – RSK Package
  9. 8 Specifications
    1. 8.1  Absolute Maximum Ratings
    2. 8.2  ESD Ratings
    3. 8.3  Recommended Operating Conditions
    4. 8.4  Power Supply and Modules
    5. 8.5  Power Consumption - Power Modes
    6. 8.6  Power Consumption - Radio Modes
    7. 8.7  Nonvolatile (Flash) Memory Characteristics
    8. 8.8  Thermal Resistance Characteristics
    9. 8.9  RF Frequency Bands
    10. 8.10 861 MHz to 1054 MHz - Receive (RX)
    11. 8.11 861 MHz to 1054 MHz - Transmit (TX) 
    12. 8.12 861 MHz to 1054 MHz - PLL Phase Noise Wideband Mode
    13. 8.13 861 MHz to 1054 MHz - PLL Phase Noise Narrowband Mode
    14. 8.14 Bluetooth Low Energy - Receive (RX)
    15. 8.15 Bluetooth Low Energy - Transmit (TX)
    16. 8.16 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - RX
    17. 8.17 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - TX
    18. 8.18 Timing and Switching Characteristics
      1. 8.18.1 Reset Timing
      2. 8.18.2 Wakeup Timing
      3. 8.18.3 Clock Specifications
        1. 8.18.3.1 48 MHz Clock Input (TCXO)
        2. 8.18.3.2 48 MHz Crystal Oscillator (XOSC_HF)
        3. 8.18.3.3 48 MHz RC Oscillator (RCOSC_HF)
        4. 8.18.3.4 2 MHz RC Oscillator (RCOSC_MF)
        5. 8.18.3.5 32.768 kHz Crystal Oscillator (XOSC_LF)
        6. 8.18.3.6 32 kHz RC Oscillator (RCOSC_LF)
      4. 8.18.4 Serial Peripheral Interface (SPI) Characteristics
        1. 8.18.4.1 SPI Characteristics
        2. 8.18.4.2 SPI Master Mode
        3. 8.18.4.3 SPI Master Mode Timing Diagrams
        4. 8.18.4.4 SPI Slave Mode
        5. 8.18.4.5 SPI Slave Mode Timing Diagrams
      5. 8.18.5 UART
        1. 8.18.5.1 UART Characteristics
    19. 8.19 Peripheral Characteristics
      1. 8.19.1 ADC
        1. 8.19.1.1 Analog-to-Digital Converter (ADC) Characteristics
      2. 8.19.2 DAC
        1. 8.19.2.1 Digital-to-Analog Converter (DAC) Characteristics
      3. 8.19.3 Temperature and Battery Monitor
        1. 8.19.3.1 Temperature Sensor
        2. 8.19.3.2 Battery Monitor
      4. 8.19.4 Comparators
        1. 8.19.4.1 Low-Power Clocked Comparator
        2. 8.19.4.2 Continuous Time Comparator
      5. 8.19.5 Current Source
        1. 8.19.5.1 Programmable Current Source
      6. 8.19.6 GPIO
        1. 8.19.6.1 GPIO DC Characteristics
    20. 8.20 Typical Characteristics
      1. 8.20.1 MCU Current
      2. 8.20.2 RX Current
      3. 8.20.3 TX Current
      4. 8.20.4 RX Performance
      5. 8.20.5 TX Performance
      6. 8.20.6 ADC Performance
  10. 9 Detailed Description
    1. 9.1  Overview
    2. 9.2  System CPU
    3. 9.3  Radio (RF Core)
      1. 9.3.1 Proprietary Radio Formats
      2. 9.3.2 Bluetooth 5.3 Low Energy
      3. 9.3.3 802.15.4 Thread, Zigbee, and 6LoWPAN
    4. 9.4  Memory
    5. 9.5  Sensor Controller
    6. 9.6  Cryptography
    7. 9.7  Timers
    8. 9.8  Serial Peripherals and I/O
    9. 9.9  Battery and Temperature Monitor
    10. 9.10 µDMA
    11. 9.11 Debug
    12. 9.12 Power Management
    13. 9.13 Clock Systems
    14. 9.14 Network Processor
  11. 10Application, Implementation, and Layout
    1. 10.1 Reference Designs
  12. 11Device and Documentation Support
    1. 11.1 Tools and Software
      1. 11.1.1 SimpleLink™ Microcontroller Platform
    2. 11.2 Documentation Support
    3. 11.3 サポート・リソース
    4. 11.4 Trademarks
    5. 11.5 静電気放電に関する注意事項
    6. 11.6 用語集
  13. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 Packaging Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

9.12 Power Management

To minimize power consumption, the CC1354P10 supports a number of power modes and power management features (see Table 9-2).

Table 9-2 Power Modes
MODE SOFTWARE CONFIGURABLE POWER MODES RESET PIN HELD
ACTIVE IDLE STANDBY SHUTDOWN
CPU Active Off Off Off Off
Flash On Available Off Off Off
SRAM On On Retention Off Off
Supply System On On Duty Cycled Off Off
Register and CPU retention Full Full Partial No No
SRAM retention Full Full Full No No
48 MHz high-speed clock (SCLK_HF) XOSC_HF or
RCOSC_HF		 XOSC_HF or
RCOSC_HF		 Off Off Off
2 MHz medium-speed clock (SCLK_MF) RCOSC_MF RCOSC_MF Available Off Off
32 kHz low-speed clock (SCLK_LF) XOSC_LF or
RCOSC_LF		 XOSC_LF or
RCOSC_LF		 XOSC_LF or RCOSC_LF Off Off
Peripherals Available Available Off Off Off
Sensor Controller Available Available Available Off Off
Wake-up on RTC Available Available Available Off Off
Wake-up on pin edge Available Available Available Available Off
Wake-up on reset pin On On On On On
Brownout detector (BOD) On On Duty Cycled Off Off
Power-on reset (POR) On On On Off Off
Watchdog timer (WDT) Available Available Paused Off Off
Always-on Watchdog timer (AON_WDT) Available Available Available Off Off

 

In Active mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see Table 9-2).

In Idle mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In Standby mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In Shutdown mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a wake from shutdown pin wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the system CPU. This means that the system CPU does not have to wake up, for example to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

Note:

The power, RF and clock management for the CC1354P10 device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC1354P10 software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS (optional), device drivers, and examples is offered free of charge in source code.