JAJSCF8D August 2016 – July 2019 CC2650MODA
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
Input voltage range | 0 | VDD | V | |||
Resolution | 12 | Bits | ||||
Sample rate | 200 | ksps | ||||
Offset | Internal 4.3-V equivalent reference(2) | 2 | LSB | |||
Gain error | Internal 4.3-V equivalent reference(2) | 2.4 | LSB | |||
DNL(4) | Differential nonlinearity | >–1 | LSB | |||
INL(5) | Integral nonlinearity | ±3 | LSB | |||
ENOB | Effective number of bits | Internal 4.3-V equivalent reference(2), 200 ksps,
9.6-kHz input tone |
9.8 | Bits | ||
VDD as reference, 200 ksps, 9.6-kHz input tone | 10 | |||||
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone |
11.1 | |||||
THD | Total harmonic distortion | Internal 4.3-V equivalent reference(2), 200 ksps,
9.6-kHz input tone |
–65 | dB | ||
VDD as reference, 200 ksps, 9.6-kHz input tone | –69 | |||||
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone |
–71 | |||||
SINAD and SNDR | Signal-to-noise and distortion ratio | Internal 4.3-V equivalent reference(2), 200 ksps,
9.6-kHz input tone |
60 | dB | ||
VDD as reference, 200 ksps, 9.6-kHz input tone | 63 | |||||
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone |
69 | |||||
SFDR | Spurious-free dynamic range | Internal 4.3-V equivalent reference(2), 200 ksps,
9.6-kHz input tone |
67 | dB | ||
VDD as reference, 200 ksps, 9.6-kHz input tone | 72 | |||||
Internal 1.44-V reference, voltage scaling disabled, 32 samples average, 200 ksps, 300-Hz input tone | 73 | |||||
Conversion time | Serial conversion, time-to-output, 24-MHz clock | 50 | clock-cycles | |||
Current consumption | Internal 4.3-V equivalent reference(2) | 0.66 | mA | |||
Current consumption | VDD as reference | 0.75 | mA | |||
Reference voltage | Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS™ API to include the gain or offset compensation factors stored in FCFG1. | 4.3(2)(3) | V | |||
Reference voltage | Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API to include the gain or offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3 V) as follows: Vref = 4.3 V × 1408 / 4095 | 1.48 | V | |||
Reference voltage | VDD as reference (Also known as RELATIVE) (input voltage scaling enabled) | VDD | V | |||
Reference voltage | VDD as reference (Also known as RELATIVE) (input voltage scaling disabled) | VDD / 2.82(3) | V | |||
Input Impedance | 200 ksps, voltage scaling enabled. Capacitive input, input impedance depends on sampling frequency and sampling time | >1 | MΩ |