JAJSI59C October 2019 – April 2024 CC2652P
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
---|---|---|---|---|---|
Input voltage range | 0 | VDDS | V | ||
Clock frequency | SCLK_LF | ||||
Internal reference voltage(1) | Using internal DAC with VDDS as reference voltage, DAC code = 0 - 255 | 0.024 - 2.865 | V | ||
Offset | Measured at VDDS / 2, includes error from internal DAC | ±5 | mV | ||
Decision time | Step from –50mV to 50mV | 1 | Clock Cycle |