JAJSIK6C February 2020 – December 2024 CC3235MODAS , CC3235MODASF , CC3235MODS , CC3235MODSF
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
Figure 7-10 shows the timing diagram for the I2S receive mode.
Table 7-18 lists the timing parameters for the I2S receive mode.
ITEM | NAME | DESCRIPTION | MIN | MAX | UNIT |
---|---|---|---|---|---|
T1 | fclk(1) | Clock frequency | 9.216 | MHz | |
T2 | tLP(1) | Clock low period | 1/2 fclk | ns | |
T3 | tHT(1) | Clock high period | 1/2 fclk | ns | |
T4 | tOH(1) | RX data hold time | 0 | ns | |
T5 | tOS(1) | RX data setup time | 15 | ns |