JAJSH80C august   1998  – march 2023 CD4051B-Q1 , CD4053B-Q1

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics - CD4051B-Q1
    6. 6.6 AC Performance Characteristics - CD4051B-Q1
    7. 6.7 Electrical Characteristics - CD4053B-Q1
    8. 6.8 AC Performance Characteristics - CD4053B-Q1
    9. 6.9 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagrams
    3. 8.3 Feature Description
    4. 8.4 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curve
    3. 9.3 Power Supply Recommendations
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  10. 10Device and Documentation Support
    1. 10.1 Documentation Support
      1. 10.1.1 Related Documentation
    2. 10.2 ドキュメントの更新通知を受け取る方法
    3. 10.3 サポート・リソース
    4. 10.4 Trademarks
    5. 10.5 静電気放電に関する注意事項
    6. 10.6 用語集
  11. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

6.7 Electrical Characteristics - CD4053B-Q1

Over operating free-air temperature range, VSUPPLY = ±5 V, and RL = 100 Ω, (unless otherwise noted)(1)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VIS (V) VEE (V) VSS (V) VDD (V) TEMP
SIGNAL INPUTS (VIS) AND OUTPUTS (VOS)  - CDIP, PDIP, SOIC and SOP Packages

Quiescent Device Current, IDD (Max)
 		 0 V 0 V 5 V
 –55°C 5 µA
–40°C 5
25°C 0.04 5

85°C

 150

125°C

 150
0 V 0 V 10 V
 –55°C 10
–40°C 10
25°C 0.04 10

85°C

 300

125°C

 300
0 V 0 V 15 V

 		 –55°C 20
–40°C 20
25°C 0.04 20

85°C

 600

125°C

 600
0 V 0 V 20 V
 –55°C 100
–40°C 100
25°C 18 100

85°C

 3000

125°C

 3000
Drain to Source ON Resistance rON (Max)
0 ≤ VIS ≤ VDD		 0 V 0 V 5 V –55°C 800 Ω
–40°C 850
25°C 470 1050

85°C

 1200

125°C

 1300
0 V 0 V 10 V –55°C 310
–40°C 300
25°C 180 400

85°C

 520

125°C

 550
0 V 0 15 V –55°C 200
–40°C 210
25°C 125 240

85°C

 300

125°C

 300
Change in ON Resistance
(Between Any Two Channels),
ΔRON		 0 V 0 V 5 V 25°C 15 Ω
0 V 0 V 10 V 10
0 V 0 V 15 V 5
OFF Channel Leakage Current: Any Channel OFF (Max)
or ALL Channels OFF (COMMON OUT/IN) (Max)		 0 V 0 V 18 V
 		 –55°C ± 100 nA
–40°C
25°C ± 0.01 ± 100(2)

85°C

 ± 1000(2)

125°C
ON Channel Leakage Current: Any Channel ON (Max) or
ALL Channels ON (COMMON OUT/IN) (Max)		 5 or 0
 –5 V 0 V 10.5 V
85°C

 ± 300 nA
5
 0 V 0 V 18 V
85°C

 ± 300
Capacitance Input, CIS 0 V 0 V 10 V 25°C 5 pF
Output, COS CD4053-Q1 9
Feed-through, CIOS 0.2
Prop Delay VDD RL = 200 kΩ 5 V
25°C

 30 60 ns
CL = 50 pF 10 V 15 30
tr, tf = 20 ns 15 V 10 20
CONTROL (ADDRESS OR INHIBIT), VC  - CDIP, PDIP, SOIC and SOP Packages
Input Low Voltage, VIL, (Max) 5 V –55°C 1.5 V
–40°C 1.5
25°C 1.5

85°C

 1.5

125°C

 1.5
10 V –55°C 3
–40°C 3
25°C 3

85°C

 3

125°C

 3
15 V –55°C 4
–40°C 4
25°C 4

85°C

 4

125°C

 4
Input High Voltage, VIH, (Min) 5 V –55°C 3.5 V
–40°C 3.5
25°C 3.5

85°C

 3.5

125°C

 3.5
10 V –55°C 7
–40°C 7
25°C 7

85°C

 7

125°C

 7
15 V –55°C 11
–40°C 11
25°C 11

85°C

 11

125°C

 11
Input current, IIN (Max) VIN = 0, 18 18 V –55°C ± 0.1 µA
–40°C ± 0.1
25°C ±10-5 ± 0.1

85°C
± 1

125°C

 ± 1
Propagation
Delay Time		 Address-to-Signal OUT (Channels ON
or OFF) (See Figure 7-2 Figure 7-3, and Figure 7-8)		 tr , tf = 20ns,
CL = 50 pF,
RL = 10 kΩ		 0 V 0 V 5 V 450 720 ns
0 V 0 V 10 V 160 320
0 V 0 V 15 V 120 240
–5 V 0 V 5 V 225 450
Propagation
Delay Time		 Inhibit-to-Signal OUT (Channel Turning ON) (See Figure 7-3) tr , tf = 20
ns,
CL = 50 pF,
RL = 1 kΩ		 0 V 0 V 5 V 400 720 ns
0 V 0 V 10 V 160 320
0 V 0 V 15 V 120 240
–10 V 0 V 5 V 200 400
Propagation
Delay Time		 Inhibit-to-Signal OUT (Channel Turning OFF) (See Figure 7-10) tr , tf = 20
ns,
CL = 50 pF,
RL = 10 kΩ		 0 V 0 V 5 V 200 450 ns
0 V 0 V 10 V 90 210
0 V 0 V 15 V 90 160
–10 V 0 V 5 V 130 300
Input Capacitance, CIN (Any Address or Inhibit Input) –5 V 0 V 5 V 25°C 5 7.5 pF
(1) Peak-to-Peak voltage symmetrical about (VDD – VEE) / 2.
(2) Determined by minimum feasible leakage measurement for automatic testing.