JAJSUX9D June 2003 – August 2024 CD4067B , CD4097B
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
VDD – VSS(1) | Power supply voltage differential | 3 | 18 | V | ||
VDD | Positive power supply voltage | 3 | 18 | V | ||
VS or VD | Signal path input/output voltage (source or drain pin) (Sx, D) | VSS | VDD | V | ||
VSEL or VEN | Address or enable pin voltage | 0 | VDD | V | ||
IS or ID (CONT) | Source or drain continuous current (Sx, D) | -10 | 10 | mA | ||
TA | Ambient temperature | –55 | 125 | °C |