JAJSO98D November   1997  – March 2022 CD54HC4024 , CD54HCT4024 , CD74HC4024 , CD74HCT4024

PRODUCTION DATA  

  1. 1 特長
  2. 2 概要
  3. 3 Revision History
  4. 4 Pin Configuration and Functions
  5. 5 Specifications
    1. 5.1 Absolute Maximum Ratings (1)
    2. 5.2 Recommended Operating Conditions
    3. 5.3 Thermal Information
    4. 5.4 Electrical Characteristics
    5. 5.5 Prerequisite for Switching Specifications
    6. 5.6 Switching Characteristics
  6. 6 Parameter Measurement Information
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Device Functional Modes
  8. 8 Power Supply Recommendations
  9. 9 Layout
    1. 9.1 Layout Guidelines
  10. 10Device and Documentation Support
    1. 10.1 Receiving Notification of Documentation Updates
    2. 10.2 サポート・リソース
    3. 10.3 Trademarks
    4. 10.4 Electrostatic Discharge Caution
    5. 10.5 Glossary
  11. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • J|14
サーマルパッド・メカニカル・データ
発注情報

5.6 Switching Characteristics

tr, tf = 6 ns. See (Parameter Measurement Information)
PARAMETER TEST CONDITIONS VCC (V) 25℃ -40℃ to 85℃ -55℃ to 125℃ UNIT
MIN TYP MAX MIN MAX MIN MAX
HC TYPES
tPLH, tPHL Propagation delay time


CP to Q1' output

 CL = 50 pF 2 140 175 210 ns
4.5 28 35 42 ns
CL = 15 pF 5 11 ns
CL = 50 pF 6 24 30 36 ns
tPLH, tPHL Propagation delay time,

Qn to Qn + 1

 CL = 50 pF 2 75 95 110 ns
4.5 15 19 22 ns
CL = 15 pF 5 6 ns
CL = 50 pF 6 13 13 19 ns
tPLH, tPHL Propagation delay time,

MR to Qn

 CL = 50 pF 2 170 215 255 ns
4.5 34 43 51 ns
5 14 ns
6 29 27 43 ns
tTLH, tTHL Output transition time CL = 50 pF 2 75 95 110 ns
4.5 15 19 22 ns
6 13 16 19 ns
CIN Input capacitance CL = 50 pF 10 10 10 pF
CPD Power dissipation capacitance(1)(2) CL = 15 pF 5 30 pF
HCT TYPES
tPLH, tPHL Propagation delay time


CP to Q1' output

 CL = 50 pF 4.5 40 50 60 ns
ns
CL = 15 pF 5 17 ns
ns
tPLH, tPHL Propagation delay time,

Qn to Qn + 1

 CL = 50 pF 4.5 15 19 22 ns
CL = 15 pF 5 6 ns
tPLH, tPHL Propagation delay time,

MR to Qn

 CL = 50 pF 4.5 40 50 60
CL = 15 pF 5 17
tTLH, tTHL Output transition time CL = 50 pF 4.5 15 19 22 ns
CIN Input capacitance CL = 15 pF 10 10 10 pF
CPD Power dissipation capacitance(1)(2) CL = 15 pF 5 30 pF
(1) CPD is used to determine the dynamic power consumption, per buffer.
(2) PD = VCC2 fi + Σ (CL VCC2 fi/M) where: M = 21, 22, 23, 24, 25, 26, 27 fi = input frequency, CL = output load capacitance, VCC = supply voltage.