JAJSHG0N November 1997 – April 2024 CD54HC4051 , CD54HC4052 , CD54HC4053 , CD54HCT4051 , CD74HC4051 , CD74HC4052 , CD74HC4053 , CD74HCT4051 , CD74HCT4052 , CD74HCT4053
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions must be considered to prevent ringing.
See Table 8-1 for the input loading details.
TYPE | INPUT | UNIT LOADS(1) |
---|---|---|
4051, 4053 | All | 0.5 |
4052 | All | 0.4 |