JAJSHR9B July   2020  – October 2021 CDCE6214-Q1

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 概要 (続き)
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  EEPROM Characteristics
    6. 7.6  Reference Input, Single-Ended Characteristics
    7. 7.7  Reference Input, Differential Characteristics
    8. 7.8  Reference Input, Crystal Mode Characteristics
    9. 7.9  General-Purpose Input Characteristics
    10. 7.10 Triple Level Input Characteristics
    11. 7.11 Logic Output Characteristics
    12. 7.12 Phase Locked Loop Characteristics
    13. 7.13 Closed-Loop Output Jitter Characteristics
    14. 7.14 Input and Output Isolation
    15. 7.15 Buffer Mode Characteristics
    16. 7.16 PCIe Spread Spectrum Generator
    17. 7.17 LVCMOS Output Characteristics
    18. 7.18 LP-HCSL Output Characteristics
    19. 7.19 LVDS Output Characteristics
    20. 7.20 Output Synchronization Characteristics
    21. 7.21 Power-On Reset Characteristics
    22. 7.22 I2C-Compatible Serial Interface Characteristics
    23. 7.23 Timing Requirements, I2C-Compatible Serial Interface
    24. 7.24 Power Supply Characteristics
    25. 7.25 Typical Characteristics
  8. 8 Parameter Measurement Information
    1. 8.1 Reference Inputs
    2. 8.2 Outputs
    3. 8.3 Serial Interface
    4. 8.4 PSNR Test
    5. 8.5 Clock Interfacing and Termination
      1. 8.5.1 Reference Input
      2. 8.5.2 Outputs
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Reference Block
        1. 9.3.1.1 Zero Delay Mode, Internal and External Path
      2. 9.3.2 Phase-Locked Loop (PLL)
        1. 9.3.2.1 PLL Configuration and Divider Settings
        2. 9.3.2.2 Spread Spectrum Clocking
        3. 9.3.2.3 Digitally-Controlled Oscillator/ Frequency Increment and Decrement - Serial Interface Mode and GPIO Mode
      3. 9.3.3 Clock Distribution
        1. 9.3.3.1 Glitchless Operation
        2. 9.3.3.2 Divider Synchronization
        3. 9.3.3.3 Global and Individual Output Enable
      4. 9.3.4 Power Supplies and Power Management
      5. 9.3.5 Control Pins
    4. 9.4 Device Functional Modes
      1. 9.4.1 Operation Modes
        1. 9.4.1.1 Fall-Back Mode
        2. 9.4.1.2 Pin Mode
        3. 9.4.1.3 Serial Interface Mode
    5. 9.5 Programming
      1. 9.5.1 I2C Serial Interface
      2. 9.5.2 EEPROM
        1. 9.5.2.1 EEPROM - Cyclic Redundancy Check
        2. 9.5.2.2 Recommended Programming Procedure
        3. 9.5.2.3 EEPROM Access
          1. 9.5.2.3.1 Register Commit Flow
          2. 9.5.2.3.2 Direct Access Flow
        4. 9.5.2.4 Register Bits to EEPROM Mapping
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curves
  11. 11Power Supply Recommendations
    1. 11.1 Power-Up Sequence
    2. 11.2 Decoupling
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Examples
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Development Support
      2. 13.1.2 Device Nomenclature
    2. 13.2 Receiving Notification of Documentation Updates
    3. 13.3 サポート・リソース
    4. 13.4 Trademarks
    5. 13.5 Electrostatic Discharge Caution
    6. 13.6 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • RGE|24
サーマルパッド・メカニカル・データ
発注情報

9.3.2.2 Spread Spectrum Clocking

The energy of the harmonics from the rectangular clock signal can be spread over a certain frequency range. This frequency deviation leads to lowered average amplitude of the harmonics. This can help to mitigate electromagnetic interference (EMI) challenges in a system when the receiver supports this mode of operation. The modulation shape is triangular.

The SSC clock is generated through the fractional-N PLL. When SSC is enabled, SSC clock is available on all clock sourced from the PLL. Reference clock or PFD clock is available on the OUT1–OUT4 pins.

Down spread and center spread are supported. The following modes are supported.

  • PFD frequencies: Either 25 MHz or 50 MHz.
  • Down spread: –0.25% and ±0.5%
  • Center spread: ±0.25% and ±0.5%
Pre-configured settings are available to select any of these combinations.

Using these pre-configured settings, fmod of 31.5 kHz is synthesized for 100-MHz output clock.

GUID-063755F4-F7F4-4913-AE00-D5C9BF8E7512-low.gifFigure 9-3 Spread Spectrum Clock
Table 9-5 Spread Spectrum Settings (5)(6)
R41[15] - SSC_ENR42[5] - SSC_TYPER42[3:1] - SSC_SELDESCRIPTION
0hXXNo SSC modulation at output
1h0hXDown spread SSC modulation. SSC spread is determined by ssc_sel
1h1hXCenter spread SSC modulation. SSC spread is determined by ssc_sel
1hX0h25-MHz PFD, +/- 0.25% for Center spread, -0.25% for Down spread.
1hX1h25-MHz PFD, +/- 0.50% for Center spread, -0.50% for Down spread.
1hX2h50-MHz PFD, +/- 0.25% for Center spread, -0.25% for Down spread.
1hX3h50-MHz PFD, +/- 0.50% for Center spread, -0.50% for Down spread.
1hX4h-7hDo not use
GUID-4C5EC8B3-9B38-4B85-BBFE-DFC2A04FD4FB-low.gifFigure 9-4 100 MHz With - 0.25% Down Spread With and Without Trace
GUID-65B8647E-10E8-4A2C-BF54-B938171DD47E-low.gifFigure 9-6 100 MHz With - 0.5% Down Spread With and Without Trace
GUID-5CA20AE7-51A6-4742-89E2-850FC7A3982B-low.gifFigure 9-5 100 MHz With +/- 0.25% Center Spread With and Without Trace
GUID-A2A201A7-8279-48D7-9672-990626A8BBC8-low.gifFigure 9-7 100 MHz With +/- 0.5% Center Spread With and Without Trace
Table 9-6 PCI Express Compliance Measurement
NO.CLASSDATA RATEARCHITECTUREMEASURED PNA METHODMEASURED SCOPE METHODSPEC LIMITRESULT
1Gen416 Gb/sCC195 fs260 fs500 fsPASS
2Gen416 Gb/sSRIS-490 fs500 fsPASS
3Gen532 Gb/sCC87 fs111 fs150 fsPASS
4Gen532 Gb/sSRIS-157 fs**
5. X signifies that this bitfield can take any value
6. For any other SSC spread and modulation rate, please contact TI representative.