JAJSSV2G March 2011 – January 2024 DAC3482
PRODUCTION DATA
In PLL bypass mode a very high quality clock is sourced to the DACCLK inputs. This clock is used to directly clock the DAC3482 DAC sample rate clock. This mode gives the device best performance and is recommended for extremely demanding applications.
The bypass mode is selected by setting the following: