The DACx3204 devices consist of string architecture with a voltage-output amplifier and an external FB pin and voltage-to-current converter for each channel. Section 7.2 shows the DAC architecture within the block diagram, which operates from a 1.8-V to 5.5-V power supply. The DAC has an internal voltage reference of 1.21 V. There is an option to select an external reference on the VREF pin or the power supply as a reference. The voltage output mode uses one of these three reference options. The current output mode uses an internal band gap to generate the current outputs. Both the voltage- and current-output modes support multiple programmable output ranges.

The DACx3204 devices support Hi-Z output when VDD is off, maintaining very low leakage current at the output pins with up to 1.25 V of forced voltage. The DAC output pin also starts up in high-impedance mode by default, making these devices an excellent choice for voltage margining and scaling applications. To change the power-up mode to 10 kΩ-GND or 100 kΩ-GND, program the corresponding VOUT-PDN-X field in the COMMON-CONFIG register and load these bits in the device NVM.

The DACx3204 devices support an independent comparator mode for each channel. The respective FBx pins act as the inputs for the comparator. The DAC architecture supports inversion of the comparator output using register settings. The comparator outputs can be push-pull or open-drain. The comparator mode supports programmable hysteresis using margin-high and margin-low register fields, latching comparator, and window comparator. The comparator outputs are accessible internally by the device.

The DACx3204 devices include a smart feature set to enable processor-less operation and high-integration. The NVM enables a predictable start-up. The GPIO triggers the DAC output without the I²C interface in the absence of a processor or when the processor or software fails. The integrated functions and the FBx pin enable PWM output for control applications. The FBx pin enables this device to be used as a programmable comparator. The digital slew-rate control and the Hi-Z power-down modes enable a hassle-free voltage margining and scaling function.