JAJSLD1C May   2021  – November 2022 DLPC6540

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Power Electrical Characteristics
    6. 6.6  Pin Electrical Characteristics
    7. 6.7  DMD HSSI Electrical Characteristics
    8. 6.8  DMD Low-Speed LVDS Electrical Characteristics
    9. 6.9  V-by-One Interface Electrical Characteristics
    10. 6.10 USB Electrical Characteristics
    11. 6.11 System Oscillator Timing Requirements
    12. 6.12 Power Supply and Reset Timing Requirements
    13. 6.13 DMD HSSI Timing Requirements
    14. 6.14 DMD Low-Speed LVDS Timing Requirements
    15. 6.15 V-by-One Interface General Timing Requirements
    16. 6.16 Source Frame Timing Requirements
    17. 6.17 Synchronous Serial Port Interface Timing Requirements
    18. 6.18 Master and Slave I2C Interface Timing Requirements
    19. 6.19 Programmable Output Clock Timing Requirements
    20. 6.20 JTAG Boundary Scan Interface Timing Requirements (Debug Only)
    21. 6.21 JTAG ARM Multi-Ice Interface Timing Requirements (Debug Only)
    22. 6.22 Multi-Trace ETM Interface Timing Requirements
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Input Sources
      2. 7.3.2 Processing Delays
      3. 7.3.3 V-by-One Interface
      4. 7.3.4 DMD (HSSI) Interface
      5. 7.3.5 Program Memory Flash Interface
      6. 7.3.6 GPIO Supported Functionality
      7. 7.3.7 Debug Support
    4. 7.4 Device Operational Modes
      1. 7.4.1 Standby Mode
      2. 7.4.2 Active Mode
        1. 7.4.2.1 Normal Configuration
  8. 8 Power Supply Recommendations
    1. 8.1 Power Supply Management
    2. 8.2 Hot Plug Usage
    3. 8.3 Power Supplies for Unused Input Source Interfaces
    4. 8.4 Power Supplies
      1. 8.4.1 1.15-V Power Supplies
      2. 8.4.2 1.21V Power Supply
      3. 8.4.3 1.8-V Power Supplies
      4. 8.4.4 3.3-V Power Supplies
  9. 9 Layout
    1. 9.1 Layout Guidelines
      1. 9.1.1 General Layout Guidelines
      2. 9.1.2 Power Supply Layout Guidelines
      3. 9.1.3 Layout Guidelines for Internal Controller PLL Power
      4. 9.1.4 Layout Guideline for DLPC6540 Reference Clock
        1. 9.1.4.1 Recommended Crystal Oscillator Configuration
      5. 9.1.5 V-by-One Interface Layout Considerations
      6. 9.1.6 USB Interface Layout Considerations
      7. 9.1.7 DMD Interface Layout Considerations
      8. 9.1.8 General Handling Guidelines for Unused CMOS-Type Pins
      9. 9.1.9 Maximum Pin-to-Pin, PCB Interconnects Etch Lengths
    2. 9.2 Thermal Considerations
  10. 10Device and Documentation Support
    1. 10.1 Device Support
      1. 10.1.1 Third-Party Products Disclaimer
      2. 10.1.2 Device Nomenclature
        1. 10.1.2.1 Device Markings
        2. 10.1.2.2 Package Data
    2. 10.2 Receiving Notification of Documentation Updates
    3. 10.3 サポート・リソース
    4. 10.4 Trademarks
    5. 10.5 Electrostatic Discharge Caution
    6. 10.6 Glossary
      1. 10.6.1 Video Timing Parameter Definitions
  11. 11Mechanical, Packaging, and Orderable Information
    1.     79

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

6.11 System Oscillator Timing Requirements

PARAMETER MIN NOM MAX UNIT
ƒclockClock frequency, REFCLKA(1)(2)PLLA: 40 MHz39.996040.00040.0040MHz
tcCycle time, REFCLKA(1)PLLA: 40 MHz24.997525.00025.0025ns
tw(H)Pulse duration(3), REFCLKA, highPLLA: 40 MHz
50% to 50% reference points (signal)		11.25ns
tw(L)Pulse duration(3), REFCLKA, lowPLLA: 40 MHz
50% to 50% reference points (signal)		11.25ns
ttTransition time(3), REFCLKA, tt = tƒ / trPLLA: 40 MHz
20% to 80% reference points (signal)		2.5ns
tjpLong term periodic jitter(3), REFCLKA
(that is the deviation in period from ideal period due solely to high frequency jitter)		PLLA: 40 MHz18ps
fclockClock frequency, REFCLKB(1)PLLB: 38 MHz37.996238.00038.0038MHz
tcCycle time, REFCLKB(1)PLLB: 38 MHz26.313226.315726.3184ns
tw(H)Pulse duration(3), REFCLKB, highPLLB: 38 MHz
50% to 50% reference points (signal)		11.84ns
tw(L)Pulse duration(3), REFCLKB, lowPLLB: 38 MHz
50% to 50% reference points (signal)		11.84ns
ttTransition time(3), REFCLKB, tt = tƒ / trPLLB: 38 MHz
20% to 80% reference points (signal)		2.63ns
tjpLong term periodic jitter(3), REFCLKB
(that is the deviation in period from ideal period due solely to high frequency jitter)		PLLB: 38 MHz18ps
(1) The REFCLK inputs do not support spread spectrum clock spreading.
(2) Multi-controller systems require that a single oscillator be used to drive the REFCLKA input for all controllers in the system.
(3) Applies only when driven through an external digital oscillator. This is a 1-sigma RMS value.
GUID-BF579BDF-C240-4229-8987-43EA837D2E63-low.gifFigure 6-4 System Oscillators