JAJSEV0G july 2016 – august 2023 DP83822H , DP83822HF , DP83822I , DP83822IF
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
PARAMETER | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|
T1 | XI Clock Period | 20 | ns | ||
T2 | TX_D[1:0] and TX_EN Data Setup to XI rising | 1.4 | ns | ||
T3 | TX_D[1:0] and TX_EN Data Hold from XI rising | 2 | ns | ||
T1 | RMII Master Clock (RX_D3 Clock) Period | 20 | ns | ||
RMII Master Clock (RX_D3 Clock) Duty Cycle | 35% | 65% | |||
T2 | TX_D[1:0] and TX_EN Data Setup to RMII Master Clock rising | 4 | ns | ||
T3 | TX_D[1:0] and TX_EN Data Hold from RMII Master Clock rising | 2 | ns |