JAJSKY8K February 2019 – April 2024 DRA829J , DRA829J-Q1 , DRA829V , DRA829V-Q1
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
For more details about features and additional description information on the device Timers, see the corresponding sections within , Section 5.3, Signal Descriptions and Section 7, Detailed Description.
Table 6-103 represents Timers timing conditions.
PARAMETER | DESCRIPTION | MODE | MIN | MAX | UNIT |
---|---|---|---|---|---|
INPUT CONDITIONS | |||||
SRI | Input slew rate | CAPTURE | 0.5 | 5 | V/ns |
OUTPUT CONDITIONS | |||||
CL | Output load capacitance | PWM | 2 | 10 | pF |
Section 6.9.5.23.1, Section 6.9.5.23.2 and Figure 6-119 present timings and switching characteristics of the Timers.