JAJSSE7 November   2023 DRV8214

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Revision History
  6. 5 Device Comparison
  7. 6 Pin Configuration and Functions
  8. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 I2C Timing Requirements
    7. 7.7 Timing Diagrams
    8. 7.8 Typical Operating Characteristics
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 External Components
      2. 8.3.2 Summary of Features
      3. 8.3.3 Bridge Control
      4. 8.3.4 Current Sense and Regulation (IPROPI)
        1. 8.3.4.1 Current Sensing and Current Mirror Gain Selection
        2. 8.3.4.2 Current Regulation
          1. 8.3.4.2.1 Fixed Off-Time Current Regulation
          2. 8.3.4.2.2 Cycle-By-Cycle Current Regulation
      5. 8.3.5 Stall Detection
      6. 8.3.6 Ripple Counting
        1. 8.3.6.1 Ripple Counting Parameters
          1. 8.3.6.1.1  Motor Resistance Inverse
          2. 8.3.6.1.2  Motor Resistance Inverse Scale
          3. 8.3.6.1.3  KMC Scaling Factor
          4. 8.3.6.1.4  KMC
          5. 8.3.6.1.5  Filter Damping Constant
          6. 8.3.6.1.6  Filter Input Scaling Factor
          7. 8.3.6.1.7  Ripple Count Threshold
          8. 8.3.6.1.8  Ripple Count Threshold Scale
          9. 8.3.6.1.9  T_MECH_FLT
          10. 8.3.6.1.10 VSNS_SEL
          11. 8.3.6.1.11 Error Correction
            1. 8.3.6.1.11.1 EC_FALSE_PER
            2. 8.3.6.1.11.2 EC_MISS_PER
        2. 8.3.6.2 RC_OUT Output
        3. 8.3.6.3 Ripple Counting with nFAULT
      7. 8.3.7 Motor Voltage and Speed Regulation
        1. 8.3.7.1 Internal Bridge Control
        2. 8.3.7.2 Setting Speed/Voltage Regulation Parameters
          1. 8.3.7.2.1 Speed and Voltage Set
          2. 8.3.7.2.2 Speed Scaling Factor
        3. 8.3.7.3 Soft-Start and Soft-Stop
          1. 8.3.7.3.1 TINRUSH
      8. 8.3.8 Protection Circuits
        1. 8.3.8.1 Overcurrent Protection (OCP)
        2. 8.3.8.2 Thermal Shutdown (TSD)
        3. 8.3.8.3 VCC Undervoltage Lockout (UVLO)
        4. 8.3.8.4 Overvoltage Protection (OVP)
        5. 8.3.8.5 nFAULT Output
    4. 8.4 Device Functional Modes
      1. 8.4.1 Active Mode
      2. 8.4.2 Low-Power Sleep Mode
      3. 8.4.3 Fault Mode
    5. 8.5 Programming
      1. 8.5.1 I2C Communication
        1. 8.5.1.1 I2C Write
        2. 8.5.1.2 I2C Read
    6. 8.6 Register Map
      1. 8.6.1 DRV8214_STATUS Registers
      2. 8.6.2 DRV8214_CONFIG Registers
      3. 8.6.3 DRV8214_CTRL Registers
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application: Brushed DC Motor
      1. 9.2.1 Design Requirements
      2. 9.2.2 Stall Detection
        1. 9.2.2.1 Application Description
          1. 9.2.2.1.1 Stall Detection Timing
          2. 9.2.2.1.2 Hardware Stall Threshold Selection
      3. 9.2.3 Ripple Counting Application
        1. 9.2.3.1 Tuning Ripple Counting Parameters
          1. 9.2.3.1.1 Resistance Parameters
          2. 9.2.3.1.2 KMC and KMC_SCALE
            1. 9.2.3.1.2.1 Case I
            2. 9.2.3.1.2.2 Case II
              1. 9.2.3.1.2.2.1 Method 1: Tuning from Scratch
                1. 9.2.3.1.2.2.1.1 Tuning KMC_SCALE
                2. 9.2.3.1.2.2.1.2 Tuning KMC
              2. 9.2.3.1.2.2.2 Method 2: Using the Proportionality factor
                1. 9.2.3.1.2.2.2.1 Working Example
          3. 9.2.3.1.3 Advanced Parameters
            1. 9.2.3.1.3.1 Filter Constants
              1. 9.2.3.1.3.1.1 FLT_GAIN_SEL
              2. 9.2.3.1.3.1.2 FLT_K
            2. 9.2.3.1.3.2 T_MECH_FLT
            3. 9.2.3.1.3.3 VSNS_SEL
            4. 9.2.3.1.3.4 Additional Error Corrector Parameters
              1. 9.2.3.1.3.4.1 EC_FALSE_PER
              2. 9.2.3.1.3.4.2 EC_MISS_PER
      4. 9.2.4 Motor Voltage
      5. 9.2.5 Motor Current
      6. 9.2.6 Application Curves
  11. 10Power Supply Recommendations
    1. 10.1 Bulk Capacitance
  12. 11Layout
    1. 11.1 Layout Guidelines
  13. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 Tape and Reel Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

8.3.5 Stall Detection

The DRV8214 integrates a stall detection feature. The principle of the stall detection scheme relies on the fact that motor current increases during stall conditions. The DRV8214 compares the voltage on the IPROPI pin to the voltage on the VREF pin or 500 mV to determine whether a motor stall condition has occurred. The setting is deterimed by the INT_VREF register. Table 8-10 shows the configurable options for INT_VREF. The following paragraphs describe how to configure the I2C registers for the desired stall detection response.

Table 8-10 Settings for INT_VREF
Bit Description
0b VVREF not fixed
1b VVREF fixed internally at 500 mV

The STALL bit in status register changes to 1b when a motor stall is detected. The EN_STALL bit is used to enable or disable stall detection. The following table summarizes the EN_STALL bit settings.

Table 8-11 EN_STALL configuration
EN_STALLDescription
0bStall detection disabled. If IMODE = 01b, current regulation occurs at all times when VIPROPI ≥ VVREF.
1bStall detection enabled.

The IPROPI pin provides the current sense signal to the stall detection module. The VREF pin sets the ITRIP current level at which a stall condition is detected. As shown in Table 8-10, VVREF is internally fixed at 500 mV when INT_VREF = 1b. When VIPROPI ≥ VVREF, it implies IOUT ≥ ITRIP. The device detects a stall condition here. Stall detection is blanked for a period of time, tINRUSH, to avoid false detection due to high inrush currents during motor startup. The IPROPI and VREF pins also support current regulation, as described earlier.

The TINRUSH[15:0] bits set the period of time the stall detection logic will ignore the inrush current during motor startup (tINRUSH). After tINRUSH time expires, the DRV8214 indicates a stall condition the next instant VIPROPI is greater than or equal to VVREF.

When voltage or speed soft-start is disabled, the tINRUSH time directly reflects the setting of the TINRUSH bits. The tINRUSH can be set to a value between 5 ms (corresponding to 0000h) and 6.7 s (corresponding to FFFFh), with a default value of 1 s. Each increment of LSB corresponds to 102.4 μs of the inrush time.

When voltage or speed soft-start is enabled, target motor voltage or speed is soft-started and soft-stopped for the duration of tINRUSH time. The TINRUSH bits should be setup such that the tINRUSH = TINRUSH bit setting x WSET_VSET. For example, if WSET_VSET = 10 and intended inrush time is 1 s, then TINRUSH bit setting should correspond to 100 ms.

The following conditions cause the stall detection scheme to ignore the inrush current for tINRUSH time -

  • Power-up of the DRV8214

  • Recovering from faults

  • After device exits from sleep mode

  • After recovering from stall, as explained in Table 8-12

The SMODE bit programs the device's response to a stall condition. When SMODE = 0b, the outputs disable, and the STALL bit becomes 1b. When SMODE = 1b, the STALL bit becomes 1b, but the outputs continue to drive current into the motor. Table 8-12 summarizes the SMODE bit settings.

Table 8-12 SMODE configuration
SMODEDescription

Recovery from Stall Condition

0bLatched disable with indication: the OUTx pins disable and the STALL bit becomes 1b.A clear fault must be issued by writing 1b to the CLR_FLT bit. STALL bit changes to 0b after a clear fault is issued. After waking up from stall, the stall detection scheme ignores the inrush current for tINRUSH time as described earlier. After tINRUSH time, if motor current is still higher than ITRIP, a stall condition is detected again.

1b

Indication only: the OUTx pins remain active and the STALL bit becomes 1b.

A clear fault must be issued by writing 1b to the CLR_FLT bit to make STALL bit 0b. After tINRUSH time, if motor current is still higher than ITRIP, a stall condition is detected again.

The IMODE bits determine the behavior of current regulation in the motor driver. Table 8-9 summarizes the IMODE pin settings. For more details on current regulation, see Section 8.3.4.2.

The STALL_REP bit determines whether stall is reported on nFAULT pin. When STALL_REP bit is 1b, nFAULT is pulled low whenever stall is detected and STALL bit is 1b. If STALL_REP bit is 0b, stall is not reported on nFAULT output.

The following diagrams show example timing diagrams for different configurations of the hardware stall detection feature.

GUID-20221018-SS0I-MMTL-ZVG7-XNTDLKKRVDS1-low.svgFigure 8-8 Stall Detection with Latched Disable
GUID-20221017-SS0I-CNTS-PXKQ-JJP8X1HKC6XX-low.svgFigure 8-9 Stall Detection with STALL indication only
GUID-20221017-SS0I-TX7C-1KB1-ZJ73VFNXM5BL-low.svgFigure 8-10 Stall Detection with current regulation during inrush
GUID-20221017-SS0I-L5JF-J4GZ-BXF7243HDRLZ-low.svgFigure 8-11 Stall Detection with current regulation