JAJSPW6 February   2023 DRV8316C-Q1

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings Auto
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 SPI Timing Requirements
    7. 7.7 SPI Slave Mode Timings
    8. 7.8 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Output Stage
      2. 8.3.2  Control Modes
        1. 8.3.2.1 6x PWM Mode (PWM_MODE = 00b or MODE Pin Tied to AGND)
        2. 8.3.2.2 3x PWM Mode (PWM_MODE = 10b or MODE Pin is Connected to AVDD with RMODE)
        3. 8.3.2.3 Current Limit Mode (PWM_MODE = 01b / 11b or MODE Pin is Hi-Z or Connected to AVDD)
      3. 8.3.3  Device Interface Modes
        1. 8.3.3.1 Serial Peripheral Interface (SPI)
        2. 8.3.3.2 Hardware Interface
      4. 8.3.4  Step-Down Mixed-Mode Buck Regulator
        1. 8.3.4.1 Buck in Inductor Mode
        2. 8.3.4.2 Buck in Resistor mode
        3. 8.3.4.3 Buck Regulator with External LDO
        4. 8.3.4.4 AVDD Power Sequencing on Buck Regulator
        5. 8.3.4.5 Mixed mode Buck Operation and Control
      5. 8.3.5  AVDD Linear Voltage Regulator
      6. 8.3.6  Charge Pump
      7. 8.3.7  Slew Rate Control
      8. 8.3.8  Cross Conduction (Dead Time)
      9. 8.3.9  Propagation Delay
        1. 8.3.9.1 Driver Delay Compensation
      10. 8.3.10 Pin Diagrams
        1. 8.3.10.1 Logic Level Input Pin (Internal Pulldown)
        2. 8.3.10.2 Logic Level Input Pin (Internal Pullup)
        3. 8.3.10.3 Open Drain Pin
        4. 8.3.10.4 Push Pull Pin
        5. 8.3.10.5 Four Level Input Pin
      11. 8.3.11 Current Sense Amplifiers
        1. 8.3.11.1 Current Sense Amplifier Operation
      12. 8.3.12 Active Demagnetization
        1. 8.3.12.1 Automatic Synchronous Rectification Mode (ASR Mode)
          1. 8.3.12.1.1 Automatic Synchronous Rectification in Commutation
          2. 8.3.12.1.2 Automatic Synchronous Rectification in PWM Mode
        2. 8.3.12.2 Automatic Asynchronous Rectification Mode (AAR Mode)
      13. 8.3.13 Cycle-by-Cycle Current Limit
        1. 8.3.13.1 Cycle by Cycle Current Limit with 100% Duty Cycle Input
      14. 8.3.14 Protections
        1. 8.3.14.1 VM Supply Undervoltage Lockout (NPOR)
        2. 8.3.14.2 AVDD Undervoltage Lockout (AVDD_UV)
        3. 8.3.14.3 Buck Undervoltage Lockout (BUCK_UV)
        4. 8.3.14.4 VCP Charge Pump Undervoltage Lockout (CPUV)
        5. 8.3.14.5 Overvoltage Protection (OVP)
        6. 8.3.14.6 Overcurrent Protection (OCP)
          1. 8.3.14.6.1 OCP Latched Shutdown (OCP_MODE = 00b)
          2. 8.3.14.6.2 OCP Automatic Retry (OCP_MODE = 01b)
          3. 8.3.14.6.3 OCP Report Only (OCP_MODE = 10b)
          4. 8.3.14.6.4 OCP Disabled (OCP_MODE = 11b)
        7. 8.3.14.7 Buck Overcurrent Protection
        8. 8.3.14.8 Thermal Warning (OTW)
        9. 8.3.14.9 Thermal Shutdown (OTSD)
          1. 8.3.14.9.1 OTSD FET
          2. 8.3.14.9.2 OTSD (Non-FET)
    4. 8.4 Device Functional Modes
      1. 8.4.1 Functional Modes
        1. 8.4.1.1 Sleep Mode
        2. 8.4.1.2 Operating Mode
        3. 8.4.1.3 Fault Reset (CLR_FLT or nSLEEP Reset Pulse)
      2. 8.4.2 DRVOFF functionality
    5. 8.5 SPI Communication
      1. 8.5.1 Programming
        1. 8.5.1.1 SPI Format
    6. 8.6 Register Map
      1. 8.6.1 STATUS Registers
      2. 8.6.2 CONTROL Registers
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Three-Phase Brushless-DC Motor Control
        1. 9.2.1.1 Detailed Design Procedure
          1. 9.2.1.1.1 Motor Voltage
          2. 9.2.1.1.2 Using Active Demagnetization
          3. 9.2.1.1.3 Driver Propagation Delay and Dead Time
          4. 9.2.1.1.4 Using Delay Compensation
          5. 9.2.1.1.5 Using the Buck Regulator
          6. 9.2.1.1.6 Current Sensing and Output Filtering
        2. 9.2.1.2 Application Curves
      2. 9.2.2 Three-Phase Brushless-DC Motor Control With Current Limit
        1. 9.2.2.1 Block Diagram
        2. 9.2.2.2 Detailed Design Procedure
          1. 9.2.2.2.1 Motor Voltage
          2. 9.2.2.2.2 ILIM Implementation
        3. 9.2.2.3 Application Curves
      3. 9.2.3 Brushed-DC and Solenoid Load
        1. 9.2.3.1 Block Diagram
        2. 9.2.3.2 Design Requirements
          1. 9.2.3.2.1 Detailed Design Procedure
      4. 9.2.4 Three Solenoid Loads
        1. 9.2.4.1 Block Diagram
        2. 9.2.4.2 Design Requirements
          1. 9.2.4.2.1 Detailed Design Procedure
  10. 10Power Supply Recommendations
    1. 10.1 Bulk Capacitance
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
    3. 11.3 Thermal Considerations
      1. 11.3.1 Power Dissipation
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 サポート・リソース
    3. 12.3 Trademarks
    4. 12.4 静電気放電に関する注意事項
    5. 12.5 用語集
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

8.3.14 Protections

The DRV8316C-Q1 family of devices is protected against VM undervoltage, charge pump undervoltage, and overcurrent events. #GUID-A1AC1456-9356-4122-B161-C8C83AA31471/X28 summarizes various faults details.

Table 8-8 Fault Action and Response (SPI Devices)
FAULTCONDITIONCONFIGURATIONREPORTH-BRIDGELOGICRECOVERY
VM undervoltage
(NPOR)		VVM < VUVLO——Hi-ZDisabledAutomatic:
VVM > VUVLO_R
CLR_FLT, nSLEEP Reset Pulse (NPOR bit)
AVDD undervoltage
(NPOR)		VAVDD < VAVDD_UV——Hi-ZDisabledAutomatic:
VAVDD > VAVDD_UV_R
CLR_FLT, nSLEEP Reset Pulse (NPOR bit)
Buck undervoltage
(BUCK_UV)		VFB_BK < VBK_UV—nFAULTActiveActiveAutomatic:
VFB_BK > VBUCK_UV_R
CLR_FLT, nSLEEP Reset Pulse (BUCK_UV bit)
Charge pump undervoltage
(VCP_UV)		VCP < VCPUV—nFAULTHi-ZActiveAutomatic:
VVCP > VCPUV
CLR_FLT, nSLEEP Reset Pulse (VCP_UV bit)
OverVoltage Protection
(OVP)		VVM > VOVPOVP_EN = 0bNoneActiveActiveNo action (OVP Disabled)
OVP_EN = 1bFAULTHi-ZActiveAutomatic:
VVM < VOVP
CLR_FLT, nSLEEP Reset Pulse (OVP bit)
Overcurrent Protection
(OCP)		IPHASE > IOCPOCP_MODE = 00bnFAULTHi-ZActiveLatched:
CLR_FLT, nSLEEP Reset Pulse (OCP bits)
OCP_MODE = 01bnFAULTHi-ZActiveRetry:
tRETRY
OCP_MODE = 10bnFAULTActiveActiveAutomatic:
CLR_FLT, nSLEEP Reset Pulse (OCP bits)
OCP_MODE = 11bNoneActiveActiveNo action
Buck Overcurrent Protection
(BUCK_OCP)		IBK > IBK_OC—nFAULTActiveActiveRetry:
tRETRY
SPI Error
(SPI_FLT)		SCLK fault and ADDR faultSPI_FLT_REP = 0bnFAULTActiveActiveAutomatic:
CLR_FLT, nSLEEP Reset Pulse (SPI_FLT bit)
SPI_FLT_REP = 1bNoneActiveActiveNo action
OTP Error
(OTP_ERR)		OTP reading is erroneous—nFAULTHi-ZActiveLatched:
Power Cycle, nSLEEP Reset Pulse
Thermal warning
(OTW)		TJ > TOTWOTW_REP = 0bNoneActiveActiveNo action
OTW_REP = 1bnFAULTActiveActiveAutomatic:
TJ < TOTW – TOTW_HYS
CLR_FLT, nSLEEP Pulse (OTW bit)
Thermal shutdown
(OTSD)		 TJ > TTSD — nFAULT Hi-Z Active Automatic:
TJ < TTSD – TTSD_HYS
Thermal shutdown
(OTSD_FET)		TJ > TTSD_FET—nFAULTHi-ZActiveAutomatic:
TJ < TTSD_FET – TTSD_FET_HYS
CLR_FLT, nSLEEP Pulse (OTS bit)