JAJSD22B March 2017 – December 2018 DRV8702D-Q1 , DRV8703D-Q1
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The control registers are used to configure the device. Control registers are read and write capable.
Table 17 lists the memory-mapped registers for the status registers. All register offset addresses not listed in Table 17 should be considered as reserved locations and the register contents should not be modified.