SLVSD18C June 2015 – August 2017 DRV8880
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
A charge pump is integrated in order to supply a high-side NMOS gate drive voltage. The charge pump requires a capacitor between the VM and VCP pins. Additionally a low-ESR ceramic capacitor is required between pins CPH and CPL.