JAJSJZ3 june   2023 DS320PR1601

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD and Latchup Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 DC Electrical Characteristics
    6. 6.6 High Speed Electrical Characteristics
    7. 6.7 SMBUS/I2C Timing Characteristics
    8. 6.8 Typical Characteristics
    9. 6.9 Typical Jitter Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Linear Equalization
      2. 7.3.2 Flat-Gain
      3. 7.3.3 Receiver Detect State Machine
      4. 7.3.4 Five-Level Control Inputs
      5. 7.3.5 Integrated Capacitors
    4. 7.4 Device Functional Modes
      1. 7.4.1 Active PCIe Mode
      2. 7.4.2 Active Buffer Mode
      3. 7.4.3 Standby Mode
  9. 8 Programming
    1. 8.1 Pin Configurations for Lanes
    2. 8.2 SMBUS/I2C Register Control Interface
      1. 8.2.1 Shared Registers
      2. 8.2.2 Channel Registers
    3. 8.3 SMBus/I 2 C Controller Mode Configuration (EEPROM Self Load)
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 PCIe x16 Lane Configuration
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curves
    3. 9.3 Power Supply Recommendations
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Documentation Support
      1. 10.1.1 Related Documentation
    2. 10.2 ドキュメントの更新通知を受け取る方法
    3. 10.3 サポート・リソース
    4. 10.4 Trademarks
    5. 10.5 静電気放電に関する注意事項
    6. 10.6 用語集
  12. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

6.7 SMBUS/I2C Timing Characteristics

over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Target Mode
tSP Pulse width of spikes which must be
suppressed by the input filter		 50 ns
tHD-STA Hold time (repeated) START condition.
After this period, the first clock pulse is
generated		 0.6 µs
tLOW LOW period of the SCL clock 1.3 µs
THIGH HIGH period of the SCL clock 0.6 µs
tSU-STA Set-up time for a repeated START
condition		 0.6 µs
tHD-DAT Data hold time 0 µs
TSU-DAT Data setup time 0.1 µs
tr Rise time of both SDA and SCL signals Pull-up resistor = 4.7 kΩ, Cb = 10 pF 120 ns
tf Fall time of both SDA and SCL signals Pull-up resistor = 4.7 kΩ, Cb = 10 pF 2 ns
tSU-STO Set-up time for STOP condition 0.6 µs
tBUF Bus free time between a STOP and
START condition		 1.3 µs
tVD-DAT Data valid time 0.9 µs
tVD-ACK Data valid acknowledge time 0.9 µs
Cb Capacitive load for each bus line 400 pF
Controller Mode
fSCL-M SCL clock frequency MODE = L1 (controller mode) 303 kHz
tLOW-M SCL low period 1.90 µs
THIGH-M SCL high period 1.40 µs
tSU-STA-M Set-up time for a repeated START
condition		 2 µs
tHD-STA-M Hold time (repeated) START condition.
After this period, the first clock pulse is
generated		 1.5 µs
TSU-DAT-M Data setup time 1.4 µs
tHD-DAT-M Data hold time 0.5 µs
tR-M Rise time of both SDA and SCL signals Pull-up resistor = 4.7 kΩ, Cb = 10 pF 120 ns
TF-M Fall time of both SDA and SCL signals Pull-up resistor = 4.7 kΩ, Cb = 10 pF 2 ns
tSU-STO-M Stop condition setup time 1.5 µs
EEPROM Timing
TEEPROM EEPROM configuration load time Time to assert ALL_DONE_N after READ_EN_N has been asserted. 30 ms
TPOR Time to first SMBus access Power supply stable after initial ramp. Includes initial power-on reset time. 50 ms