SNLS407D April   2012  – October 2014 DS90UB925Q-Q1

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 Handling Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 DC Electrical Characteristics
    6. 6.6 AC Electrical Characteristics
    7. 6.7 Recommended Timing for the Serial Control Bus
    8. 6.8 Switching Characteristics
    9. 6.9 Typical Charateristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  High Speed Forward Channel Data Transfer
      2. 7.3.2  Low Speed Back Channel Data Transfer
      3. 7.3.3  Backward Compatible Mode
      4. 7.3.4  Common Mode Filter Pin (CMF)
      5. 7.3.5  Video Control Signal Filter
      6. 7.3.6  EMI Reduction Features
        1. 7.3.6.1 Input SSC Tolerance (SSCT)
      7. 7.3.7  LVCMOS VDDIO Option
      8. 7.3.8  Power Down (PDB)
      9. 7.3.9  Remote Auto Power Down Mode
      10. 7.3.10 Input PCLK Loss Detect
      11. 7.3.11 Serial Link Fault Detect
      12. 7.3.12 Pixel Clock Edge Select (RFB)
      13. 7.3.13 Low Frequency Optimization (LFMODE)
      14. 7.3.14 Interrupt Pin — Functional Description And Usage (INTB)
      15. 7.3.15 Internal Pattern Generation
      16. 7.3.16 GPIO[3:0] and GPO_REG[8:4]
        1. 7.3.16.1 GPIO[3:0] Enable Sequence
        2. 7.3.16.2 GPO_REG[8:4] Enable Sequence
      17. 7.3.17 I2S Transmitting
        1. 7.3.17.1 Secondary I2S Channel
      18. 7.3.18 Built In Self Test (BIST)
        1. 7.3.18.1 BIST Configuration and Status
          1. 7.3.18.1.1 Sample BIST Sequence
        2. 7.3.18.2 Forward Channel And Back Channel Error Checking
    4. 7.4 Device Functional Modes
      1. 7.4.1 Configuration Select (MODE_SEL)
      2. 7.4.2 Repeater Application
        1. 7.4.2.1 Repeater Configuration
        2. 7.4.2.2 Repeater Connections
    5. 7.5 Programming
    6. 7.6 Register Maps
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
    1. 9.1 Power Up Requirements and PDB Pin
    2. 9.2 CML Interconnect Guidelines
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Trademarks
    3. 11.3 Electrostatic Discharge Caution
    4. 11.4 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

9 Power Supply Recommendations

9.1 Power Up Requirements and PDB Pin

The VDDs (VDD33 and VDDIO) supply ramp should be faster than 1.5 ms with a monotonic rise. A large capacitor on the PDB pin is needed to ensure PDB arrives after all the VDDs have settled to the recommended operating voltage. When PDB pin is pulled to VDDIO = 3.0V to 3.6V or VDD33, it is recommended to use a 10 kΩ pull-up and a >10 uF cap to GND to delay the PDB input signal.

All inputs must not be driven until VDD33 and VDDIO has reached its steady state value.

This device is designed to operate from an input core voltage supply of 3.3V. Some devices provide separate power and ground terminals for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Terminal description tables typically provide guidance on which circuit blocks are connected to which power terminal pairs. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs.

9.2 CML Interconnect Guidelines

See AN-1108 (SNLA008) and AN-905 (SNLA035) for full details.

  • Use 100Ω coupled differential pairs
  • Use the S/2S/3S rule in spacings
    • – S = space between the pair
    • – 2S = space between pairs
    • – 3S = space to LVCMOS signal
  • Minimize the number of Vias
  • Use differential connectors when operating above 500 Mbps line speed
  • Maintain balance of the traces
  • Minimize skew within the pair

Additional general guidance can be found in the LVDS Owner’s Manual - available in PDF format from the Texas Instruments web site at: www.ti.com/lvds.