JAJSF25C March 2018 – January 2023 DS90UB936-Q1
PRODUCTION DATA
The SCL Low Time register field configures the low pulse width of the SCL output when the serializer is the controller on the local I2C bus. This value is also used as the SDA setup time by the I2C Target for providing data prior to releasing SCL during accesses over the Bidirectional control channel. Units are 40 ns for the nominal oscillator clock frequency. The default value is set to approximately 100 kHz with the internal oscillator clock running at nominal 25 MHz. Delay includes 4 additional oscillator clock periods. The internal oscillator has ±10% variation when REFCLK is not applied, which must be taken into account when setting the SCL High and Low Time registers.
BIT | FIELD | TYPE | DEFAULT | DESCRIPTION |
---|---|---|---|---|
7:0 | SCL_LOW_TIME | R/W | 0x7A | I2C SCL low time Default set to approximately 100 kHz when REFCLK = 25 MHz. Nominal low time = 40 ns × (SCL LOW TIME + 4) |