JAJSH34 March   2019 DS90UB940N-Q1

PRODUCTION DATA.  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
    1.     Device Images
      1.      代表的なアプリケーション
  4. 4 改訂履歴
  5. 5 概要（続き）
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  DC Electrical Characteristics
    6. 7.6  AC Electrical Characteristics
    7. 7.7  Timing Requirements for the Serial ControlBus
    8. 7.8  Switching Characteristics
    9. 7.9  Timing Diagrams and Test Circuits
    10. 7.10 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  High-Speed Forward Channel Data Transfer
      2. 8.3.2  Low-Speed Back Channel Data Transfer
      3. 8.3.3  FPD-Link III Port Register Access
      4. 8.3.4  Clock and Output Status
      5. 8.3.5  LVCMOS VDDIO Option
      6. 8.3.6  Power Down (PDB)
      7. 8.3.7  Interrupt Pin — Functional Description and Usage (INTB_IN)
      8. 8.3.8  General-Purpose I/O (GPIO)
        1. 8.3.8.1 GPIOx and D_GPIOx Pin Configuration
        2. 8.3.8.2 Back Channel Configuration
        3. 8.3.8.3 GPIO_REG[8:5] Configuration
      9. 8.3.9  SPI Communication
        1. 8.3.9.1 SPI Mode Configuration
        2. 8.3.9.2 Forward Channel SPI Operation
        3. 8.3.9.3 Reverse Channel SPI Operation
      10. 8.3.10 Backward Compatibility
      11. 8.3.11 Adaptive Equalizer
        1. 8.3.11.1 Transmission Distance
        2. 8.3.11.2 Adaptive Equalizer Algorithm
        3. 8.3.11.3 AEQ Settings
          1. 8.3.11.3.1 AEQ Start-Up and Initialization
          2. 8.3.11.3.2 AEQ Range
          3. 8.3.11.3.3 AEQ Timing
      12. 8.3.12 I2S Audio Interface
        1. 8.3.12.1 I2S Transport Modes
        2. 8.3.12.2 I2S Jitter Cleaning
        3. 8.3.12.3 MCLK
      13. 8.3.13 Built-In Self Test (BIST)
        1. 8.3.13.1 BIST Configuration and Status
          1. 8.3.13.1.1 Sample BIST Sequence
        2. 8.3.13.2 Forward Channel and Back Channel Error Checking
      14. 8.3.14 Internal Pattern Generation
    4. 8.4 Device Functional Modes
      1. 8.4.1 Configuration Select
        1. 8.4.1.1 1-Lane FPD-Link III Input, 4 MIPI® Lanes Output
        2. 8.4.1.2 1-Lane FPD-Link III Input, 2 MIPI® Lanes Output
        3. 8.4.1.3 2-Lane FPD-Link III Input, 4 MIPI® Lanes Output
        4. 8.4.1.4 2-Lane FPD-Link III Input, 2 MIPI® Lanes Output
        5. 8.4.1.5 1- or 2-Lane FPD-Link III Input, 2 or 4 MIPI® Lanes Output in Replicate
      2. 8.4.2 MODE_SEL[1:0]
      3. 8.4.3 CSI-2 Interface
      4. 8.4.4 Input Display Timing
      5. 8.4.5 MIPI® CSI-2 Output Data Formats
      6. 8.4.6 Non-Continuous / Continuous Clock
      7. 8.4.7 Ultra-Low-Power State (ULPS)
      8. 8.4.8 CSI-2 Data Identifier
    5. 8.5 Programming
      1. 8.5.1 Serial Control Bus
      2. 8.5.2 Multi-Master Arbitration Support
      3. 8.5.3 I2C Restrictions on Multi-Master Operation
      4. 8.5.4 Multi-Master Access to Device Registers for Newer FPD-Link III Devices
      5. 8.5.5 Multi-Master Access to Device Registers for Older FPD-Link III Devices
      6. 8.5.6 Restrictions on Control Channel Direction for Multi-Master Operation
    6. 8.6 Register Maps
      1. 8.6.1 DS90UB940N-Q1 Registers
        1. 8.6.1.1  I2C_Device_ID Register (Address = 0h) [reset = Strap]
          1. Table 12. I2C_Device_ID Register Field Descriptions
        2. 8.6.1.2  Reset Register (Address = 1h) [reset = 4h]
          1. Table 13. Reset Register Field Descriptions
        3. 8.6.1.3  General_Configuration_0 Register (Address = 2h) [reset = 80h]
          1. Table 14. General_Configuration_0 Register Field Descriptions
        4. 8.6.1.4  General_Configuration_1 Register (Address = 3h) [reset = F0h]
          1. Table 15. General_Configuration_1 Register Field Descriptions
        5. 8.6.1.5  BCC_Watchdog_Control Register (Address = 4h) [reset = FEh]
          1. Table 16. BCC_Watchdog_Control Register Field Descriptions
        6. 8.6.1.6  I2C_Control_1 Register (Address = 5h) [reset = 1Eh]
          1. Table 17. I2C_Control_1 Register Field Descriptions
        7. 8.6.1.7  I2C_Control_2 Register (Address = 6h) [reset = 0h]
          1. Table 18. I2C_Control_2 Register Field Descriptions
        8. 8.6.1.8  REMOTE_ID Register (Address = 7h) [reset = 0h]
          1. Table 19. REMOTE_ID Register Field Descriptions
        9. 8.6.1.9  SlaveID_0 Register (Address = 8h) [reset = 0h]
          1. Table 20. SlaveID_0 Register Field Descriptions
        10. 8.6.1.10 SlaveID_1 Register (Address = 9h) [reset = 0h]
          1. Table 21. SlaveID_1 Register Field Descriptions
        11. 8.6.1.11 SlaveID_2 Register (Address = Ah) [reset = 0h]
          1. Table 22. SlaveID_2 Register Field Descriptions
        12. 8.6.1.12 SlaveID_3 Register (Address = Bh) [reset = 0h]
          1. Table 23. SlaveID_3 Register Field Descriptions
        13. 8.6.1.13 SlaveID_4 Register (Address = Ch) [reset = 0h]
          1. Table 24. SlaveID_4 Register Field Descriptions
        14. 8.6.1.14 SlaveID_5 Register (Address = Dh) [reset = 0h]
          1. Table 25. SlaveID_5 Register Field Descriptions
        15. 8.6.1.15 SlaveID_6 Register (Address = Eh) [reset = 0h]
          1. Table 26. SlaveID_6 Register Field Descriptions
        16. 8.6.1.16 SlaveID_7 Register (Address = Fh) [reset = 0h]
          1. Table 27. SlaveID_7 Register Field Descriptions
        17. 8.6.1.17 SlaveAlias_0 Register (Address = 10h) [reset = 0h]
          1. Table 28. SlaveAlias_0 Register Field Descriptions
        18. 8.6.1.18 SlaveAlias_1 Register (Address = 11h) [reset = 0h]
          1. Table 29. SlaveAlias_1 Register Field Descriptions
        19. 8.6.1.19 SlaveAlias_2 Register (Address = 12h) [reset = 0h]
          1. Table 30. SlaveAlias_2 Register Field Descriptions
        20. 8.6.1.20 SlaveAlias_3 Register (Address = 13h) [reset = 0h]
          1. Table 31. SlaveAlias_3 Register Field Descriptions
        21. 8.6.1.21 SlaveAlias_4 Register (Address = 14h) [reset = 0h]
          1. Table 32. SlaveAlias_4 Register Field Descriptions
        22. 8.6.1.22 SlaveAlias_5 Register (Address = 15h) [reset = 0h]
          1. Table 33. SlaveAlias_5 Register Field Descriptions
        23. 8.6.1.23 SlaveAlias_6 Register (Address = 16h) [reset = 0h]
          1. Table 34. SlaveAlias_6 Register Field Descriptions
        24. 8.6.1.24 SlaveAlias_7 Register (Address = 17h) [reset = 0h]
          1. Table 35. SlaveAlias_7 Register Field Descriptions
        25. 8.6.1.25 MAILBOX_18 Register (Address = 18h) [reset = 0h]
          1. Table 36. MAILBOX_18 Register Field Descriptions
        26. 8.6.1.26 MAILBOX_19 Register (Address = 19h) [reset = 1h]
          1. Table 37. MAILBOX_19 Register Field Descriptions
        27. 8.6.1.27 GPIO_9_Global_GPIO_Config Register (Address = 1Ah) [reset = 0h]
          1. Table 38. GPIO_9_Global_GPIO_Config Register Field Descriptions
        28. 8.6.1.28 Frequency_Counter Register (Address = 1Bh) [reset = 0h]
          1. Table 39. Frequency_Counter Register Field Descriptions
        29. 8.6.1.29 General_Status Register (Address = 1Ch) [reset = 0h]
          1. Table 40. General_Status Register Field Descriptions
        30. 8.6.1.30 GPIO0_Config Register (Address = 1Dh) [reset = 0h]
          1. Table 41. GPIO0_Config Register Field Descriptions
        31. 8.6.1.31 GPIO1_2_Config Register (Address = 1Eh) [reset = 0h]
          1. Table 42. GPIO1_2_Config Register Field Descriptions
        32. 8.6.1.32 GPIO_3_Config Register (Address = 1Fh) [reset = 0h]
          1. Table 43. GPIO_3_Config Register Field Descriptions
        33. 8.6.1.33 GPIO_5_6_Config Register (Address = 20h) [reset = 0h]
          1. Table 44. GPIO_5_6_Config Register Field Descriptions
        34. 8.6.1.34 GPIO_7_8_Config Register (Address = 21h) [reset = 0h]
          1. Table 45. GPIO_7_8_Config Register Field Descriptions
        35. 8.6.1.35 Datapath_Control Register (Address = 22h) [reset = 0h]
          1. Table 46. Datapath_Control Register Field Descriptions
        36. 8.6.1.36 RX_Mode_Status Register (Address = 23h) [reset = Strap]
          1. Table 47. RX_Mode_Status Register Field Descriptions
        37. 8.6.1.37 BIST_Control Register (Address = 24h) [reset = 8h]
          1. Table 48. BIST_Control Register Field Descriptions
        38. 8.6.1.38 BIST_ERROR_COUNT Register (Address = 25h) [reset = 0h]
          1. Table 49. BIST_ERROR_COUNT Register Field Descriptions
        39. 8.6.1.39 SCL_High_Time Register (Address = 26h) [reset = 83h]
          1. Table 50. SCL_High_Time Register Field Descriptions
        40. 8.6.1.40 SCL_Low_Time Register (Address = 27h) [reset = 84h]
          1. Table 51. SCL_Low_Time Register Field Descriptions
        41. 8.6.1.41 Datapath_Control_2 Register (Address = 28h) [reset = Loaded from SER]
          1. Table 52. Datapath_Control_2 Register Field Descriptions
        42. 8.6.1.42 I2S_Control Register (Address = 2Bh) [reset = 0h]
          1. Table 53. I2S_Control Register Field Descriptions
        43. 8.6.1.43 PCLK_Test_Mode Register (Address = 2Eh) [reset = 0h]
          1. Table 54. PCLK_Test_Mode Register Field Descriptions
        44. 8.6.1.44 DUAL_RX_CTL Register (Address = 34h) [reset = 1h]
          1. Table 55. DUAL_RX_CTL Register Field Descriptions
        45. 8.6.1.45 AEQ_CTL1 Register (Address = 35h) [reset = 0h]
          1. Table 56. AEQ_CTL1 Register Field Descriptions
        46. 8.6.1.46 MODE_SEL Register (Address = 37h) [reset = 0h]
          1. Table 57. MODE_SEL Register Field Descriptions
        47. 8.6.1.47 I2S_DIVSEL Register (Address = 3Ah) [reset = 0h]
          1. Table 58. I2S_DIVSEL Register Field Descriptions
        48. 8.6.1.48 Adaptive_EQ_Status Register (Address = 3Bh) [reset = 0h]
          1. Table 59. Adaptive_EQ_Status Register Field Descriptions
        49. 8.6.1.49 LINK_ERROR_COUNT Register (Address = 41h) [reset = 3h]
          1. Table 60. LINK_ERROR_COUNT Register Field Descriptions
        50. 8.6.1.50 HSCC_CONTROL Register (Address = 43h) [reset = 0h]
          1. Table 61. HSCC_CONTROL Register Field Descriptions
        51. 8.6.1.51 ADAPTIVE_EQ_BYPASS Register (Address = 44h) [reset = 60h]
          1. Table 62. ADAPTIVE_EQ_BYPASS Register Field Descriptions
        52. 8.6.1.52 ADAPTIVE_EQ_MIN_MAX Register (Address = 45h) [reset = 88h]
          1. Table 63. ADAPTIVE_EQ_MIN_MAX Register Field Descriptions
        53. 8.6.1.53 CML_OUTPUT_CTL1 Register (Address = 52h) [reset = 0h]
          1. Table 64. CML_OUTPUT_CTL1 Register Field Descriptions
        54. 8.6.1.54 CML_OUTPUT_ENABLE Register (Address = 56h) [reset = 0h]
          1. Table 65. CML_OUTPUT_ENABLE Register Field Descriptions
        55. 8.6.1.55 CML_OUTPUT_CTL2 Register (Address = 57h) [reset = 0h]
          1. Table 66. CML_OUTPUT_CTL2 Field Descriptions
        56. 8.6.1.56 CML_OUTPUT_CTL3 Register (Address = 63h) [reset = 0h]
          1. Table 67. CML_OUTPUT_CTL3 Field Descriptions
        57. 8.6.1.57 PGCTL Register (Address = 64h) [reset = 10h]
          1. Table 68. PGCTL Register Field Descriptions
        58. 8.6.1.58 PGCFG Register (Address = 65h) [reset = 0h]
          1. Table 69. PGCFG Register Field Descriptions
        59. 8.6.1.59 PGIA Register (Address = 66h) [reset = 0h]
          1. Table 70. PGIA Register Field Descriptions
        60. 8.6.1.60 PGID Register (Address = 67h) [reset = 0h]
          1. Table 71. PGID Register Field Descriptions
        61. 8.6.1.61 PGDBG Register (Address = 68h) [reset = 0h]
          1. Table 72. PGDBG Register Field Descriptions
        62. 8.6.1.62 PGTSTDAT Register (Address = 69h) [reset = 0h]
          1. Table 73. PGTSTDAT Register Field Descriptions
        63. 8.6.1.63 CSICFG0 Register (Address = 6Ah) [reset = 0h]
          1. Table 74. CSICFG0 Register Field Descriptions
        64. 8.6.1.64 CSICFG1 Register (Address = 6Bh) [reset = 0h]
          1. Table 75. CSICFG1 Register Field Descriptions
        65. 8.6.1.65 CSIIA Register (Address = 6Ch) [reset = 0h]
          1. Table 76. CSIIA Register Field Descriptions
        66. 8.6.1.66 CSIID Register (Address = 6Dh) [reset = 0h]
          1. Table 77. CSIID Register Field Descriptions
        67. 8.6.1.67 GPIO_Pin_Status_1 Register (Address = 6Eh) [reset = 0h]
          1. Table 78. GPIO_Pin_Status_1 Register Field Descriptions
        68. 8.6.1.68 GPIO_Pin_Status_2 Register (Address = 6Fh) [reset = 0h]
          1. Table 79. GPIO_Pin_Status_2 Register Field Descriptions
        69. 8.6.1.69 ID0 Register (Address = F0h) [reset = 5Fh]
          1. Table 80. ID0 Register Field Descriptions
        70. 8.6.1.70 ID1 Register (Address = F1h) [reset = 55h]
          1. Table 81. ID1 Register Field Descriptions
        71. 8.6.1.71 ID2 Register (Address = F2h) [reset = 48h]
          1. Table 82. ID2 Register Field Descriptions
        72. 8.6.1.72 ID3 Register (Address = F3h) [reset = 39h]
          1. Table 83. ID3 Register Field Descriptions
        73. 8.6.1.73 ID4 Register (Address = F4h) [reset = 34h]
          1. Table 84. ID4 Register Field Descriptions
        74. 8.6.1.74 ID5 Register (Address = F5h) [reset = 30h]
          1. Table 85. ID5 Register Field Descriptions
      2. 8.6.2 CSI-2 Indirect Registers
        1. 8.6.2.1  CSI_TCK_PREP Register (Address = 0h) [reset = 0h]
          1. Table 87. CSI_TCK_PREP Register Field Descriptions
        2. 8.6.2.2  CSI_TCK_ZERO Register (Address = 1h) [reset = 0h]
          1. Table 88. CSI_TCK_ZERO Register Field Descriptions
        3. 8.6.2.3  CSI_TCK_TRAIL Register (Address = 2h) [reset = 0h]
          1. Table 89. CSI_TCK_TRAIL Register Field Descriptions
        4. 8.6.2.4  CSI_TCK_POST Register (Address = 3h) [reset = 0h]
          1. Table 90. CSI_TCK_POST Register Field Descriptions
        5. 8.6.2.5  CSI_THS_PREP Register (Address = 4h) [reset = 0h]
          1. Table 91. CSI_THS_PREP Register Field Descriptions
        6. 8.6.2.6  CSI_THS_ZERO Register (Address = 5h) [reset = 0h]
          1. Table 92. CSI_THS_ZERO Register Field Descriptions
        7. 8.6.2.7  CSI_THS_TRAIL Register (Address = 6h) [reset = 0h]
          1. Table 93. CSI_THS_TRAIL Register Field Descriptions
        8. 8.6.2.8  CSI_THS_EXIT Register (Address = 7h) [reset = 0h]
          1. Table 94. CSI_THS_EXIT Register Field Descriptions
        9. 8.6.2.9  CSI_TLPX Register (Address = 8h) [reset = 0h]
          1. Table 95. CSI_TLPX Register Field Descriptions
        10. 8.6.2.10 RAW_ALIGN Register (Address = 9h) [reset = 0h]
          1. Table 96. RAW_ALIGN Register Field Descriptions
        11. 8.6.2.11 CSI_EN_PORT0 Register (Address = 13h) [reset = 3Fh]
          1. Table 97. CSI_EN_PORT0 Register Field Descriptions
        12. 8.6.2.12 CSI_EN_PORT1 Register (Address = 14h) [reset = 0h]
          1. Table 98. CSI_EN_PORT1 Register Field Descriptions
        13. 8.6.2.13 CSIPASS Register (Address = 16h) [reset = 2h]
          1. Table 99. CSIPASS Register Field Descriptions
        14. 8.6.2.14 CSI_VC_ID Register (Address = 2Eh) [reset = 0h]
          1. Table 100. CSI_VC_ID Register Field Descriptions
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 FPD-Link III Interconnect Guidelines
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
    1. 10.1 Power-Up Requirements and PDB Pin
    2. 10.2 Power Sequence
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Ground
    3. 11.3 Routing FPD-Link III Signal Traces
    4. 11.4 CSI-2 Guidelines
    5. 11.5 Layout Example
  12. 12デバイスおよびドキュメントのサポート
    1. 12.1 ドキュメントのサポート
      1. 12.1.1 関連資料
    2. 12.2 ドキュメントの更新通知を受け取る方法
    3. 12.3 コミュニティ・リソース
    4. 12.4 商標
    5. 12.5 静電気放電に関する注意事項
    6. 12.6 Glossary
  13. 13メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.6 AC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.
PARAMETER TEST CONDITIONS PIN/FREQ. MIN TYP MAX UNIT
GPIO BIT RATE
Rb,FC Forward channel bit rate PCLK = 25 MHz - 170 MHz(2) GPIO[3:0] 0.25 × PCLK Mbps
Rb,BC Back channel bit rate 133 kbps
Rb,BC Back channel bit rate High speed (2-lane mode), 1 D_GPIO active
See Table 3 		D_GPIO[3:0] 2 Mbps
High speed (2-lane mode), 2 D_GPIOs active
See Table 3.		 1.33 Mbps
High speed (2-lane mode), 4 D_GPIOs active
See Table 3 		800 kbps
Normal mode — see Table 3 133 kbps
tGPIO,FC GPIO pulse width, forward channel GPIO[3:0] > 2 / PCLK(2) s
tGPIO,BC GPIO pulse width, back channel GPIO[3:0] 20 μs
RESET
tLRST PDB reset low pulse PDB 2 ms
LOOP-THROUGH MONITOR OUTPUT
EW Differential output eye opening width RL = 100 Ω, jitter frequency > PCLK(2) / 40
See Figure 2 		CMLOUTP, CMLOUTN 0.4 UI(3)
EH Differential output eye height > 300 mV
FPD-LINK III INPUT
tDDLT Lock time See Figure 4 RIN0+,
RIN0–,
RIN1+,
RIN1–		 5 10 ms
tIJIT Input jitter Single Lane
PCLK = 96 MHz
fJIT > PCLK/20
BER < 1E-10
10-m DACAR535-2 STQ		 RIN0+,
RIN0–,
RIN1+,
RIN1–		 0.3 UI(3)
Dual Lane
PCLK = 170 MHz
fJIT > PCLK/20
BER < 1E-10
10-m DACAR535-2 STQ
I2S TRANSMITTER
tJ,I2S Clock output jitter I2S_CLK 2 ns
tI2S I2S clock period(1) See Figure 9 >2 / PCLK(2) or >77 ns
tHC,I2S I2S clock high time(1) See Figure 9 0.48 tI2S
tLC,I2S I2S clock low time(1) See Figure 9 0.48 tI2S
tSR,I2S I2S set-up time See Figure 9 I2S_DA, I2S_DB, I2S_DC, I2S_DD 0.4 tI2S
tHR,I2S I2S hold time See Figure 9 0.4 tI2S
(1) I2S specifications for tLC,I2S and tHC,I2S pulses must each be greater than 1 period to ensure sampling and supersedes the 0.35 × tI2S requirement. tLC,I2S and tHC,I2S must be longer than the greater of either 0.35 × tI2S or 2 × PCLK.
(2) PCLK refers to the equivalent pixel clock frequency, which is equal to the FPD-Link III line rate / 35.
(3) UI – Unit Interval is equivalent to one serialized data bit width. For Single Lane mode 1UI = 1 / (35*PCLK). For Dual Lane mode, 1UI = 1 / (35*PCLK/2). The UI scales with PCLK frequency.