JAJSIZ8B July 2015 – September 2024 INA226-Q1
PRODUCTION DATA
The Mask/Enable Register selects the function that is enabled to control the Alert pin as well as how that pin functions. If multiple functions are enabled, the highest significant bit position Alert Function (D15-D11) takes priority and responds to the Alert Limit Register.
BIT # | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
BIT NAME | SOL | SUL | BOL | BUL | POL | CNVR | — | — | — | — | — | AFF | CVRF | OVF | APOL | LEN |
POR VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
SOL: | Shunt Voltage Over-Voltage |
Bit 15 | Setting this bit high configures the Alert pin to be asserted if the shunt voltage measurement following a conversion exceeds the value programmed in the Alert Limit Register. |
SUL: | Shunt Voltage Under-Voltage |
Bit 14 | Setting this bit high configures the Alert pin to be asserted if the shunt voltage measurement following a conversion drops below the value programmed in the Alert Limit Register. |
BOL: | Bus Voltage Over-Voltage |
Bit 13 | Setting this bit high configures the Alert pin to be asserted if the bus voltage measurement following a conversion exceeds the value programmed in the Alert Limit Register. |
BUL: | Bus Voltage Under-Voltage |
Bit 12 | Setting this bit high configures the Alert pin to be asserted if the bus voltage measurement following a conversion drops below the value programmed in the Alert Limit Register. |
POL: | Power Over-Limit |
Bit 11 | Setting this bit high configures the Alert pin to be asserted if the Power calculation made following a bus voltage measurement exceeds the value programmed in the Alert Limit Register. |
CNVR: | Conversion Ready |
Bit 10 | Setting this bit high configures the Alert pin to be asserted when the Conversion Ready Flag, Bit 3, is asserted indicating that the device is ready for the next conversion. |
AFF: | Alert Function Flag |
Bit 4 | While only one Alert Function can be monitored
at the Alert pin at a time, the Conversion Ready can also be enabled
to assert the Alert pin. Reading the Alert Function Flag following
an alert allows the user to determine if the Alert Function is the
source of the Alert. When the Alert Latch Enable bit is set to Latch mode, the Alert Function Flag bit clears only when the Mask/Enable Register is read. When the Alert Latch Enable bit is set to Transparent mode, the Alert Function Flag bit is cleared following the next conversion that does not result in an Alert condition. |
CVRF: | Conversion Ready Flag |
Bit 3 | Although the device can be read at any time, and the data from the last conversion is available, the Conversion Ready Flag bit is provided to help coordinate one-shot or triggered conversions. The Conversion Ready Flag bit is set after all conversions, averaging, and multiplications are complete. Conversion Ready Flag bit clears under the following conditions:
1.) Writing to the Configuration Register (except for Power-Down selection) 2.) Reading the Mask/Enable Register |
OVF: | Math Overflow Flag |
Bit 2 | This bit is set to '1' if an arithmetic operation resulted in an overflow error. The bit indicates that current and power data can be invalid. |
APOL: | Alert Polarity bit; sets the Alert pin polarity. |
Bit 1 | 1 = Inverted (active-high open collector) 0 = Normal (active-low open collector) (default) |
LEN: | Alert Latch Enable; configures the latching feature of the Alert pin and Alert Flag bits. |
Bit 0 | 1 = Latch enabled 0 = Transparent (default) When the Alert Latch Enable bit is set to Transparent mode, the Alert pin and Flag bit resets to the idle states when the fault has been cleared. When the Alert Latch Enable bit is set to Latch mode, the Alert pin and Alert Flag bit remains active following a fault until the Mask/Enable Register has been read. |