SLLSEI8 Data sheet

SLLSEI8D June 2014 – April 2015 ISO7310C , ISO7310FC

PRODUCTION DATA.

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）

サーマルパッド・メカニカル・データ

発注情報

9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

ISO7310x use single-ended TTL-logic switching technology. The supply voltage range is from 3 V to 5.5 V for both supplies, V_CC1 and V_CC2. When designing with digital isolators, it is important to keep in mind that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (i.e. μC or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

ISO7310 can be used with Texas Instruments’ microcontroller, CAN transceiver, transformer driver, and low-dropout voltage regulator to create an Isolated CAN Interface as shown in Figure 15.

ISO7310C ISO7310FC typical_circuit_sllei8.gif

1. Multiple pins and capacitors omitted for clarity purpose.

Figure 15. Isolated CAN Interface

9.2.1 Design Requirements

9.2.1.1 Typical Supply Current Equations

At V_CC1 = V_CC2 = 5 V

I_CC1 = 0.30517 + (0.01983 x f)
I_CC2 = 1.40021 + (0.02879 x f) + (0.0021 x f x C_L)

At V_CC1 = V_CC2 = 3.3 V

I_CC1 = 0.18133 + (0.01166 x f)
I_CC2 = 1.053 + (0.01607 x f) + (0.001488 x f x C_L)

I_CC1 and I_CC2 are typical supply currents measured in mA, f is data rate measured in Mbps, C_L is the capacitive load measured in pF.

9.2.2 Detailed Design Procedure

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, ISO7310x only need two external bypass capacitors to operate.

Figure 16. Typical ISO7310 Circuit Hook-up

9.2.2.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7310x incorporate many chip-level design improvements for overall system robustness. Some of these improvements include:

Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
Low-resistance connectivity of ESD cells to supply and ground pins.
Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

9.2.3 Application Performance Curves

Typical eye diagrams of ISO7310x below indicate very low jitter and wide open eye at the maximum data rate of 25 Mbps.

Figure 17. Eye Diagram at 25 Mbps, 5V and 25°C

Figure 18. Eye Diagram at 25 Mbps, 3.3V and 25°C