JAJSCV2F November 2016 – October 2024 ISO7730-Q1 , ISO7731-Q1
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
PIN | Type(1) | DESCRIPTION | ||
---|---|---|---|---|
NAME | NO. | |||
ISO7730-Q1 | ISO7731-Q1 | |||
EN1 | — | 7 | I | Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low. |
EN2 | 10 | 10 | I | Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low. |
GND1 | 2, 8 | 2, 8 | — | Ground connection for VCC1 |
GND2 | 9, 15 | 9, 15 | — | Ground connection for VCC2 |
INA | 3 | 3 | I | Input, channel A |
INB | 4 | 4 | I | Input, channel B |
INC | 5 | 12 | I | Input, channel C |
NC | 6, 7, 11 | 6, 11 | — | Not connected |
OUTA | 14 | 14 | O | Output, channel A |
OUTB | 13 | 13 | O | Output, channel B |
OUTC | 12 | 5 | O | Output, channel C |
VCC1 | 1 | 1 | — | Power supply, VCC1 |
VCC2 | 16 | 16 | — | Power supply, VCC2 |