JAJSID2F
May 2011 – December 2019
LM5050-1
,
LM5050-1-Q1
PRODUCTION DATA.
1
特長
2
アプリケーション
3
概要
Device Images
応用回路
代表的な冗長電源の構成
4
改訂履歴
5
Pin Configuration and Functions
Pin Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings: LM5050-1
6.3
ESD Ratings: LM5050-1-Q1
6.4
Recommended Operating Conditions
6.5
Thermal Information
6.6
Electrical Characteristics
6.7
Typical Characteristics
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
IN, GATE, and OUT Pins
7.3.2
VS Pin
7.3.3
OFF Pin
7.4
Device Functional Modes
7.4.1
ON/OFF Control Mode
7.4.2
External Power Supply Mode
8
Application and Implementation
8.1
Application Information
8.1.1
MOSFET Selection
8.1.2
Short Circuit Failure of an Input Supply
8.2
Typical Applications
8.2.1
Typical Application With Input and Output Transient Protection
8.2.1.1
Design Requirements
8.2.1.2
Detailed Design Procedure
8.2.1.2.1
Power Supply Components (R1 C1,) Selection
8.2.1.2.2
MOSFET (Q1) Selection
8.2.1.2.3
D1 and D2 Selection for Inductive Kick-Back Protection
8.2.1.3
Application Curves
8.2.2
Using a Separate VS Supply for Low Vin Operation
8.2.3
ORing of Two Power Sources
8.2.4
Reverse Input Voltage Protection With IQ Reduction
8.2.5
Basic Application With Input Transient Protection
8.2.6
48-V Application With Reverse Input Voltage (VIN = –48 V) Protection
8.2.6.1
Application Curves
9
Power Supply Recommendations
10
Layout
10.1
Layout Guidelines
10.2
Layout Example
11
デバイスおよびドキュメントのサポート
11.1
ドキュメントのサポート
11.1.1
関連資料
11.2
関連リンク
11.3
コミュニティ・リソース
11.4
商標
11.5
静電気放電に関する注意事項
11.6
Glossary
12
メカニカル、パッケージ、および注文情報
パッケージ・オプション
メカニカル・データ(パッケージ|ピン)
DDC|6
MPDS124I
サーマルパッド・メカニカル・データ
発注情報
jajsid2f_oa
jajsid2f_pm
6.7
Typical Characteristics
Unless otherwise stated: V
VS
= 12 V, V
IN
= 12 V, V
OFF
= 0 V, and T
J
= 25°C
Figure 3.
I
IN
vs V
IN
Figure 5.
I
OUT
vs V
OUT
Figure 7.
I
VS
vs V
VS
Figure 9.
(V
GATE
- V
IN
) vs V
IN
, V
VS
= V
OUT
Figure 11.
Forward C
GATE
Charge Time, C
GATE
= 47 nF
Figure 13.
V
GATE
- V
IN
vs Temperature
Figure 15.
OFF Pin Thresholds vs Temperature
Figure 17.
C
GATE
Charge and Discharge vs OFF Pin
Figure 19.
OFF Pin, OFF to ON Transition
Figure 4.
I
IN
vs V
IN
Figure 6.
I
OUT
vs V
OUT
Figure 8.
I
VS
vs V
VS
Figure 10.
(V
GATE
- V
IN
) vs V
IN
, V
VS
= V
OUT
Figure 12.
Reverse C
GATE
Discharge, C
GATE
= 47 nF
Figure 14.
t
GATE(REV)
vs Temperature
Figure 16.
OFF Pin Pulldown vs Temperature
Figure 18.
OFF Pin, ON to OFF Transition
Figure 20.
GATE Pin vs (R
DS(ON)
× I
DS
)