8.2.2.3 Power Dissipation

The power consumption of the driver is an important measure that determines the maximum achievable operating frequency of the driver. It must be kept below the maximum power-dissipation limit of the package at the operating temperature. The total power dissipation of the LM5113-Q1 is the sum of the gate driver losses and the bootstrap diode power loss.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated as:

Equation 3.

where

• C_LoadH and C_LoadL are the high-side and the low-side capacitive loads, respectively.

It can also be calculated with the total input gate charge of the high-side and the low-side transistors as:

Equation 4.

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. Figure 19 shows the measured gate-driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equations. This plot can be used to approximate the power losses due to the gate drivers.

Gate-driver power dissipation (LO+HO), VDD = +5 V

Figure 19. Neglecting Bootstrap Diode Losses

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Because each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Larger capacitive loads require more energy to recharge the bootstrap capacitor resulting in more losses. Higher input voltages (V_IN) to the half bridge also result in higher reverse recovery losses.

Figure 20 and Figure 21 show the forward bias power loss and the reverse bias power loss of the bootstrap diode, respectively. The plots are generated based on calculations and lab measurements of the diode reverse time and current under several operating conditions. The plots can be used to predict the bootstrap diode power loss under different operating conditions.

The load of high-side driver is a GaN FET with total gate charge of 10 nC.

Figure 20. Forward Bias Power Loss of
Bootstrap Diode V_IN = 50 V

The load of high-side driver is a GaN FET with total gate charge of 10 nC.

Figure 21. Reverse Recovery Power Loss of
Bootstrap Diode V_IN = 50 V

The sum of the driver loss and the bootstrap diode loss is the total power loss of the IC. For a given ambient temperature, the maximum allowable power loss of the IC can be defined as Equation 5.

Equation 5.