JAJSGF1C October   2018  – June 2021 LM5143-Q1

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 概要 (続き)
  6. 6 Pin Configuration and Functions
    1. 6.1 Wettable Flanks
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Switching Characteristics
    7. 7.7 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Input Voltage Range (VIN)
      2. 8.3.2  High-Voltage Bias Supply Regulator (VCC, VCCX, VDDA)
      3. 8.3.3  Enable (EN1, EN2)
      4. 8.3.4  Power Good Monitor (PG1, PG2)
      5. 8.3.5  Switching Frequency (RT)
      6. 8.3.6  Clock Synchronization (DEMB)
      7. 8.3.7  Synchronization Out (SYNCOUT)
      8. 8.3.8  Spread Spectrum Frequency Modulation (DITH)
      9. 8.3.9  Configurable Soft Start (SS1, SS2)
      10. 8.3.10 Output Voltage Setpoint (FB1, FB2)
      11. 8.3.11 Minimum Controllable On-Time
      12. 8.3.12 Error Amplifier and PWM Comparator (FB1, FB2, COMP1, COMP2)
      13. 8.3.13 Slope Compensation
      14. 8.3.14 Inductor Current Sense (CS1, VOUT1, CS2, VOUT2)
        1. 8.3.14.1 Shunt Current Sensing
        2. 8.3.14.2 Inductor DCR Current Sensing
      15. 8.3.15 Hiccup Mode Current Limiting (RES)
      16. 8.3.16 High-Side and Low-Side Gate Drivers (HO1/2, LO1/2, HOL1/2, LOL1/2)
      17. 8.3.17 Output Configurations (MODE, FB2)
        1. 8.3.17.1 Independent Dual-Output Operation
        2. 8.3.17.2 Single-Output Interleaved Operation
        3. 8.3.17.3 Single-Output Multiphase Operation
    4. 8.4 Device Functional Modes
      1. 8.4.1 Standby Modes
      2. 8.4.2 Diode Emulation Mode
      3. 8.4.3 Thermal Shutdown
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Power Train Components
        1. 9.1.1.1 Buck Inductor
        2. 9.1.1.2 Output Capacitors
        3. 9.1.1.3 Input Capacitors
        4. 9.1.1.4 Power MOSFETs
        5. 9.1.1.5 EMI Filter
      2. 9.1.2 Error Amplifier and Compensation
    2. 9.2 Typical Applications
      1. 9.2.1 Design 1 – High Efficiency, Dual-Output Buck Regulator for Automotive Applications
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 Custom Design With WEBENCH® Tools
          2. 9.2.1.2.2 Custom Design With Excel Quickstart Tool
          3. 9.2.1.2.3 Inductor Calculation
          4. 9.2.1.2.4 Current-Sense Resistance
          5. 9.2.1.2.5 Output Capacitors
          6. 9.2.1.2.6 Input Capacitors
          7. 9.2.1.2.7 Compensation Components
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Design 2 – Two-Phase, Single-Output Buck Regulator for Automotive ADAS Applications
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedures
        3. 9.2.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Power Stage Layout
      2. 11.1.2 Gate-Drive Layout
      3. 11.1.3 PWM Controller Layout
      4. 11.1.4 Thermal Design and Layout
      5. 11.1.5 Ground Plane Design
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
      2. 12.1.2 Development Support
      3. 12.1.3 Custom Design With WEBENCH® Tools
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
        1. 12.2.1.1 PCB Layout Resources
        2. 12.2.1.2 Thermal Design Resources
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 サポート・リソース
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

9.2.1.3 Application Curves

GUID-8E5810E6-ED0B-457E-B4FA-83B39DBC6618-low.gif
Channels loaded equally
Figure 9-5 Efficiency versus IOUT
GUID-5B8F5F61-32AB-4ABD-AE9A-0D03EEDE245E-low.gif
3.3-V output, channel 2 disabled
Figure 9-7 Efficiency versus IOUT, Log Scale
GUID-3C3E0B1F-234C-4DD4-8EE4-C18773157FCE-low.gif
5-V output, channel 1 disabled
Figure 9-9 Efficiency versus IOUT, Log Scale
GUID-0608BA9C-E4C7-4928-BE26-C2968DE8C29E-low.gif
VIN step to 12 V7-A resistive loads
Figure 9-11 Start-Up Characteristic
GUID-2E43799C-E0E1-4A7D-8B67-4EFCC0F393DF-low.gif
VIN = 12 VFPWM
Figure 9-13 Load Transient, 3.3-V Output, 0 A to 7 A
GUID-2504BB15-3F56-42B7-89DB-8031BE852826-low.gif
VIN = 12 VFPWM
Figure 9-15 Load Transient, 5-V Output, 0 A to 7 A
GUID-4AFDD173-1695-425F-9C15-745C56483390-low.gif
VIN = 12 V7-A resistive load
Figure 9-17 Bode Plot, 3.3-V Output
GUID-24E05829-165D-4A4A-A5AB-EFED52794679-low.gif
VIN = 13.5 VVOUT = 5 V7-A resistive load
Figure 9-19 CISPR 25 Class 5 Conducted EMI, 150 kHz to 30 MHz
GUID-48141EA4-3177-4EFD-95EC-C6CECAFB8526-low.gif
3.3-V output, channel 2 disabled
Figure 9-6 Efficiency versus IOUT
GUID-73448E55-F720-4A06-99D9-607827BAFF25-low.gif
5-V output, channel 1 disabled
Figure 9-8 Efficiency versus IOUT
GUID-0867E288-5AFB-45D6-A3D1-690C0034BE6D-low.gif
1-A loads
Figure 9-10 Cold-Crank Response to VIN = 3.8 V
GUID-AF8E5AD4-576D-415A-B9F5-4318108DE703-low.gif
VIN = 12 V7-A resistive loads
Figure 9-12 ENABLE ON and OFF Characteristic
GUID-D2B2FB6D-CAEE-4B0B-B113-633755399168-low.gif
VIN = 12 VFPWM
Figure 9-14 Load Transient, 3.3-V Output, 3.5 A to 7 A
GUID-A477BE47-3AB5-4739-BF22-405324AB76FE-low.gif
VIN = 12 VFPWM
Figure 9-16 Load Transient, 5-V Output, 3.5 A to 7 A
GUID-7BAE0EF9-9E19-49C4-A481-66CCE0FF0F7B-low.gif
VIN = 12 V7-A resistive load
Figure 9-18 Bode Plot, 5-V Output
GUID-E5D156FA-8320-4CB8-B045-103302FFA5E6-low.gif
VIN = 13.5 VVOUT = 5 V7-A resistive load
Figure 9-20 CISPR 25 Class 5 Conducted EMI, 30 MHz to 108 MHz