Design of all aspects of the LMK03806 is quite involved and software has been written to assist in part selection, part programming, loop filter design, and simulation. This design procedure will give a quick outline of the process.
Note: This information is current as of the date of the
release of this data sheet. Design tools receive continuous enhancements to add
features and improve model accuracy. Refer to software instructions or training
for latest features.
- Device Selection
- The key to device selection is the required Fvco given the required output frequencies. The device must be able to produce a Fvco that can be divided down to required output frequencies.
- The software design tools will take into account the Fvco range for specific devices based on the application's required output frequencies.
- Device Configuration
- There are many possible permutations of dividers and other registers to get same output frequencies from a device. However there are some optimizations and trade-offs to be considered.
- If more than one divider is in series, for instance PLL prescaler followed by PLL N divider, it is possible although not assured that some crosstalk/mixing could be created when using some divides.
- The design software normally attempts to maximize Fpd, use smallest dividers, and maximize PLL charge pump current.
- Refer to Configuring the PLL for divider equations to ensure the PLL is locked. The design
software is able to configure the device for most cases.
- These guidelines may be followed when configuring PLL related dividers or other related registers:
- For lowest possible in-band PLL flat noise, maximize Fpd to minimize N divide value.
- For lowest possible in-band PLL flat noise, maximize charge pump current. Higher value charge pump currents often yield similar performance.
- To reduce loop filter component sizes, increase the total feedback divide value (PLL_P × PLL_N) and/or reduce charge pump current.
- As rule of thumb, keep Fpd approximately between 10 × PLL loop bandwidth and 100 × PLL loop bandwidth. An Fpd value less than 5 × PLL bandwidth may be unstable and a Fpd > 100 × loop bandwidth may experience increased lock time due to cycle slipping.
- PLL Loop Filter Design
- TI recommends to use Clock Design Tool or Clock Architect to design your loop filter.
- The Clock Design Tool will return solutions with high reference/phase detector frequencies by default. In the Clock Design Tool the user may choose to increase the reference divider to reduce the Fpd to achieve a narrow loop bandwidth, so it is possible to reduce loop filter capacitor to a practical value.
- While designing the loop filter, adjusting the charge pump current and/or the total feedback divide value (PLL_P × PLL_N) can help with loop filter component selection. Lower charge pump currents and larger N values result in smaller loop filter capacitor values but at the expense of increased in-band PLL phase noise.
- More detailed understanding of PLL loop filter design can found in PLL Performance, Simulation, and Design (www.ti.com/tool/pll_book).
- Clock Output Assignment
- At this point of time, the design software does not take into account frequency assignment to specific outputs except to ensure that the output frequencies can be achieved. It is best to consider proximity of each clock output to each other and other PLL circuitry when choosing final clock output locations. Here are some guidelines to help achieve best performance when assigning outputs to specific CLKout/OSCout pins.
- Group common frequencies together.
- PLL charge pump circuitry can cause crosstalk at charge pump frequency. Place outputs sharing charge pump frequency or lower priority outputs that are not sensitive to charge pump frequency spurs together.
- Other device specific configuration. For LMK03806 consider the following:
- PLL digital lock detect based on programming:
- There is a digital lock detect circuit which is
used to determine the lock status of the PLL. It can also be
used to ensure a specific frequency accuracy. A user specified
frequency accuracy required to trigger a lock detect event is
programmable using a lock count register. Refer to Digital Lock Detect for more information.
- Device Programming
- The software tool CodeLoader for EVM programming can be used to set up the device in the desired configuration, then export a hex register map suitable for use in application. Some additional information on each part of the design procedure for the example is outlined below.