JAJSFI6C Februray 2017 – May 2018 LMK04832
PRODUCTION DATA.
In this example, two separate adjustments are made to the device clocks. In the first adjustment, a single delay of 1 VCO cycle occurs between CLKout2 and CLKout0. In the second adjustment, two delays of 1 VCO cycle occur between CLKout2 and CLKout0. At this point in the example, CLKout2 is delayed 3 VCO cycles behind CLKout0.
Assuming the device already has the following initial configurations:
The following steps illustrate the example above:
Before step 4, CLKout2 clock edge is aligned with CLKout0.
After step 4, CLKout2 counts nine clock distribution path cycles to the next rising edge, one greater than the divider value, effectively delaying CLKout2 by one VCO cycle with respect to CLKout0. This is the first adjustment.
5. Set DDLYd_STEP_CNT = 2. This begins the second adjustment.
Before step 5, CLKout2 clock edge was delayed 1 clock distribution path cycle from DCLKout0.
After step 5, CLKout2 counts nine clock distribution path cycles twice, each time one greater than the divide value, effectively delaying CLKout2 by two clock distribution path cycles with respect to CLKout0.This is the second adjustment.