JAJSTE0 March 2024 LMK05318B-Q1
PRODUCTION DATA
The device supports a SPI block write and block read transfers. A SPI block transfer is exactly (2 + N) bytes long, where N is the number of data bytes to write or read. The host device (SPI controller) is only required to specify the lowest address of the sequence of addresses to be accessed. The device automatically increments the internal register address pointer if the SCS pin remains low after the host finishes the initial 24-bit transmission sequence. Each transfer of eight bits (a data payload width) results in the device automatically incrementing the address pointer (provided the SCS pin remains active low for all sequences).