JAJSN78A October   2021  – January 2022 LMK1D2106 , LMK1D2108

PRODUCTION DATA  

  1. 特長
  2. アプリケーション
  3. 概要
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Fail-Safe Input
    4. 8.4 Device Functional Modes
      1. 8.4.1 LVDS Output Termination
      2. 8.4.2 Input Termination
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Examples
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 サポート・リソース
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Parameter Measurement Information

GUID-13F288D2-6786-4DCA-AE15-B25CA0FDE0EA-low.gifFigure 7-1 LVDS Output DC Configuration During Device Test
Figure 7-2 LVDS Output AC Configuration During Device Test
GUID-3DE21A68-8C0A-4898-AD0A-49883266B889-low.gifFigure 7-3 DC-Coupled LVCMOS Input During Device Test
GUID-BE682182-848F-4D01-A8E4-1D05EDE75F91-low.gifFigure 7-4 Output Voltage and Rise/Fall Time
GUID-F638F5D5-3A04-49AC-8EF6-EFF8705273C3-low.gif
Output skew is calculated as the greater of the following: the difference between the fastest and the slowest tPLHn or the difference between the fastest and the slowest tPHLn (n = 0, 1, 2, ..7)
Part-to-part skew is calculated as the greater of the following: the difference between the fastest and the slowest tPLHn or the difference between the fastest and the slowest tPHLn across multiple devices (n = 0, 1, 2, ..7)
Figure 7-5 Output Skew and Part-to-Part Skew
GUID-C8955B2C-DF6A-45C7-AD74-0A2B559DAAE4-low.gifFigure 7-6 Output Overshoot and Undershoot
GUID-F2C1AE4B-A0BF-4EFE-855D-562794FB2D0C-low.gifFigure 7-7 Output AC Common Mode