JAJSFN3C June 2018 – October 2020 LMR33630-Q1
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
PIN | TYPE | DESCRIPTION | |
---|---|---|---|
NO. | NAME | ||
1, 11 | PGND | G | Power ground terminal. Connect to system ground and AGND. Connect to a bypass capacitor with short wide traces. |
2, 10 | VIN | P | Input supply to regulator. Connect a high-quality bypass capacitor(s) directly to this pin and PGND. |
3 | NC | — | On the VQFN package, connect the SW pin to NC on the PCB. This simplifies the connection from the CBOOT capacitor to the SW pin. This pin has no internal connection to the regulator. |
4 | BOOT | P | Boot-strap supply voltage for internal high-side driver. Connect a high-quality 100-nF capacitor from this pin to the SW pin. On the VQFN package connect the SW pin to NC on the PCB. This simplifies the connection from the CBOOT capacitor to the SW pin. |
5 | VCC | P | Internal 5-V LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high quality 1-µF capacitor from this pin to GND. |
6 | AGND | G | Analog ground for regulator and system. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB. |
7 | FB | A | Feedback input to regulator. Connect to tap point of feedback voltage divider. DO NOT FLOAT. DO NOT GROUND. |
8 | PG | A | Open drain power-good flag output. Connect to suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. Flag pulls low when EN = Low. Can be left open when not used. |
9 | EN | A | Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN; DO NOT FLOAT. |
12 | SW | P | Regulator switch node. Connect to power inductor. On the VQFN package the SW pin must be connected to NC on the PCB. This simplifies the connection from the CBOOT capacitor to the SW pin. |
A = Analog, P = Power, G = Ground |