JAJSKO7G October   2020  – May 2024 LMR43610-Q1 , LMR43620-Q1

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Device Comparison Table
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 System Characteristics
    7. 6.7 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Enable, Start-Up, and Shutdown
      2. 7.3.2  External CLK SYNC (with MODE/SYNC)
        1. 7.3.2.1 Pulse-Dependent MODE/SYNC Pin Control
      3. 7.3.3  Adjustable Switching Frequency (with RT)
      4. 7.3.4  Power-Good Output Operation
      5. 7.3.5  Internal LDO, VCC, and VOUT/FB Input
      6. 7.3.6  Bootstrap Voltage and VBOOT-UVLO (BOOT Terminal)
      7. 7.3.7  Output Voltage Selection
      8. 7.3.8  Spread Spectrum
      9. 7.3.9  Soft Start and Recovery from Dropout
        1. 7.3.9.1 Recovery from Dropout
      10. 7.3.10 Current Limit and Short Circuit
      11. 7.3.11 Thermal Shutdown
      12. 7.3.12 Input Supply Current
    4. 7.4 Device Functional Modes
      1. 7.4.1 Shutdown Mode
      2. 7.4.2 Standby Mode
      3. 7.4.3 Active Mode
        1. 7.4.3.1 CCM Mode
        2. 7.4.3.2 Auto Mode – Light-Load Operation
          1. 7.4.3.2.1 Diode Emulation
          2. 7.4.3.2.2 Frequency Reduction
        3. 7.4.3.3 FPWM Mode – Light-Load Operation
        4. 7.4.3.4 Minimum On-Time (High Input Voltage) Operation
        5. 7.4.3.5 Dropout
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1  Choosing the Switching Frequency
        2. 8.2.2.2  Setting the Output Voltage
          1. 8.2.2.2.1 FB for Adjustable Output
        3. 8.2.2.3  Inductor Selection
        4. 8.2.2.4  Output Capacitor Selection
        5. 8.2.2.5  Input Capacitor Selection
        6. 8.2.2.6  CBOOT
        7. 8.2.2.7  VCC
        8. 8.2.2.8  CFF Selection
        9. 8.2.2.9  External UVLO
        10. 8.2.2.10 Maximum Ambient Temperature
      3. 8.2.3 Application Curves
    3. 8.3 Best Design Practices
    4. 8.4 Power Supply Recommendations
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
        1. 8.5.1.1 Ground and Thermal Considerations
      2. 8.5.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 サード・パーティ製品に関する免責事項
      2. 9.1.2 Device Nomenclature
    2. 9.2 Documentation Support
      1. 9.2.1 Related Documentation
    3. 9.3 ドキュメントの更新通知を受け取る方法
    4. 9.4 サポート・リソース
    5. 9.5 Trademarks
    6. 9.6 静電気放電に関する注意事項
    7. 9.7 用語集
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature range of –40°C to +150°C, unless otherwise noted. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: VIN = 13.5V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SUPPLY VOLTAGE (VIN PIN)
VINMIN Input voltage rising threshold for start-up  Before start-up 3.2 3.35 3.5 V
Input voltage falling threshold Once operating 2.45 2.7 3 V
ISD(VIN) Shutdown quiescent current at VIN pin EN = 0V 0.25 1 µA
IQVIN(nonsw) Non-switching input current; measured at VIN pin (1) Fixed 5.0V VOUT, VVOUT/FB = 5.25V 1.6 3 µA
IQVIN(nonsw) Non-switching input current; measured at VIN pin (1) Fixed 3.3V VOUT, VVOUT/FB = 3.47V 1.2 2.2 µA
ENABLE (EN PIN)
VEN-WAKE EN wakeup threshold  0.5 0.7 1 V
VEN-VOUT Precision enable rising threshold for VOUT 1.16 1.23 1.3 V
VEN-HYST Enable hysteresis below VEN-VOUT 0.3 0.35 0.4 V
ILKG-EN Enable pin input leakage current VEN = VIN = 13.5V 10 nA
INTERNAL LDO (VCC PIN)
VCC VCC pin output voltage VFB = 0V, IVCC = 1mA 3.1 3.3 3.45 V
VOLTAGE FEEDBACK (VOUT/FB PIN)
VOUT Output voltage accuracy for fixed VOUT 3.3V VOUT, VIN = 3.6V to 36V, FPWM Mode 3.27 3.3 3.33 V
VOUT Output voltage accuracy for fixed VOUT 5V VOUT, VIN = 5.5V to 36V, FPWM Mode 4.94 5.00 5.06 V
VFB Internal reference voltage accuracy VOUT = 1V, VIN = 3.0V to 36V, FPWM Mode 0.99 1.00 1.01 V
IFB(LKG) FB input current Adjustable configuration, FB = 1V 10 nA
CURRENT LIMITS
IPEAKMAX High-side peak current limit LMR43610-Q1 1.4 1.8 2.1 A
IVALMAX Low-side valley current limit LMR43610-Q1 0.85 1.1 1.4 A
IPEAKMIN Minimum peak current limit LMR43610-Q1, auto mode 0.17 0.27 0.4 A
INEGMIN Low-side valley current negative limit LMR43610-Q1, FPWM mode -1 -0.8 -0.6 A
IPEAKMAX High-side peak current limit LMR43620-Q1 2.8 3.4 3.9 A
IVALMAX Low-side valley current limit LMR43620-Q1 1.9 2.2 2.53 A
IPEAKMIN Minimum peak current limit LMR43620-Q1, auto mode 0.37 0.5 0.65 A
INEGMIN Negative current limit LMR43620-Q1, FPWM mode -1 -0.8 -0.6 A
IZC Zero-cross current limit Auto mode 30 80 135 mA
POWER GOOD (PGOOD PIN)
PGDOV PGOOD upper threshold - rising % of VOUT/FB (fixed or adj. output) 104 108 111 %
PGDUV PGOOD upper threshold - falling % of VOUT/FB (fixed or adj. output) 89 91 94.2 %
PGDHYST PGOOD recovery hysteresis for OV % of VOUT/FB target regulation voltage 2 2.4 2.8 %
PGOOD recovery hysteresis for UV % of VOUT/FB target regulation voltage 1.1 3.3 5.9 %
VPGD-VAL Minimum VIN for PGOOD function VEN = 0V, RPGD_PU = 10kΩ 1.5 V
RPGD PGOOD ON resistance VEN = 3.3V, 200µA pull up current  100 Ω
RPGD PGOOD ON resistance VEN = 0V, 200µA pull up current 100 Ω
tRESET_FILTER PGOOD deglitch delay at falling edge 25 40 75 µs
tPGOOD_ACT Delay time to PGOOD high signal 1.35 2.5 4 ms
SOFT START
tSS Time from first SW pulse to VOUT/FB at 90% of set point. 2 3.5 4.6 ms
tHICCUP Time in hiccup before retry soft start 30 50 75 ms
OSCILLATOR (SYNC/MODE PIN)
tPULSE_H High duration needed to be recognized as a pulse 100 ns
tPULSE_L​​​ Low duration needed to be recognized as a pulse 100 ns
tSYNC High/Low level pulse maximum duration to be recognized as a valid clock signal 6 µs
tMODE Time at one level needed to indicate FPWM or auto mode 12.5 µs
fSYNC Frequency SYNC range 0.2 2.5 MHz
VMODE_L SYNC/MODE input voltage low level threshold 1 V
VMODE_H SYNC/MODE input voltage high level threshold 1.6 V
OSCILLATOR (RT PIN)
FSW(1MHz) Switching frequency with internal fixed 1MHz setting RT pin tie to VCC 0.9 1 1.1 MHz
FSW(2p2MHz) Switching frequency with fixed 2.2MHz RT pin tied to GND 2.1 2.2 2.3 MHz
FSW(Adj) Accuracy of external frequency, 400kHz RRT = 39.2kΩ 0.1% resistor 0.34 0.4 0.46 MHz
SPREAD SPECTRUM
DeltaFc Frequency increase/decrease from spread spectrum of internal oscillator DRSS ±4 %
SWITCH NODE
tON-MIN Minimum HS switch on-time FPWM mode IOUT = 1A, 2.2MHz fixed 65 75 ns
tOFF-MIN Minimum HS switch off-time 60 85 ns
tON-MAX Maximum HS switch on-time HS timeout in dropout 6 9 13 µs
POWER STAGE
VBOOT_UVLO Voltage on BOOT pin compared to SW which will turnoff high-side switch 2.1 V
RDSON-HS High-side MOSFET on-resistance Load = 1A 132 260 mΩ
RDSON-LS Low-side MOSFET on-resistance Load = 1A 75 140 mΩ
(1) This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.