Use the power-good feature using the PG pin of the device to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output remains low under device fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for any short duration excursions in the output voltage, such as during line and load transients. Output voltage excursions lasting less than t_{RESET_FILTER} do not trip the power-good flag. Power-good operation can best be understood in reference to Figure 7-8. Table 7-3 gives a more detailed breakdown of the PG operation. Here, V_PGUV is defined as the PG_UV scaled version of V_OUT (target regulated output voltage) and V_PGHYST as the PG_HYST scaled version of V_OUT, where both PG_UV and PG_HYST are listed in the Electrical Characteristics. During the initial power up, a total delay of 8.5 ms (typical) is encountered from the time V_EN-VOUT is triggered to the time that the power good is flagged high. This delay only occurs during the device start-up and is not encountered during any other normal operation of the power-good function. When EN is pulled low, the power-good flag output is also forced low. With EN low, power good remains valid as long as the input voltage, V_PG-VAL, is greater 1.5 V (maximum).

The power-good output scheme consists of an open-drain n-channel MOSFET, which requires an external pullup resistor connected to a suitable logic supply. The power-good output scheme can also be pulled up to either V_CC or V_OUT through an appropriate resistor, as desired. If this function is not needed, the PG pin can be open or grounded. Limit the current into this pin to ≤ 4 mA.

Figure 7-8 Power-Good Operation (OV Events Not Included)