JAJS821Q April 2000 – November 2023 LP2980-N
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
∆VOUT | Output voltage tolerance | IL = 1mA | Legacy chip (standard grade) | −1.0 | 1.0 | % | |
Legacy chip (A grade) | −0.5 | 0.5 | |||||
New chip | −0.5 | 0.5 | |||||
1 mA ≤ IL ≤ 50 mA | Legacy chip (standard grade) | −1.5 | 1.5 | ||||
Legacy chip (A grade) | −0.75 | 0.75 | |||||
New chip | −0.5 | 0.5 | |||||
1 mA ≤ IL ≤ 50 mA, –40°C ≤ TJ ≤ 125°C | Legacy chip (standard grade) | −3.5 | 3.5 | ||||
Legacy chip (A grade) | −2.5 | 2.5 | |||||
New chip | −1.0 | 1.0 | |||||
ΔVOUT(ΔVIN) | Line regulation | VO(NOM) + 1 V ≤ VIN ≤ 16 V | Legacy chip | 0.007 | 0.014 | %/V | |
New chip | 0.002 | 0.014 | |||||
VO(NOM) + 1 V ≤ VIN ≤ 16 V, –40°C ≤ TJ ≤ 125°C | Legacy chip | 0.007 | 0.032 | ||||
New chip | 0.002 | 0.032 | |||||
VIN - VOUT | Dropout voltage(1) | IOUT = 0 mA | Legacy chip | 1 | 3 | mV | |
New chip | 1 | 2.75 | |||||
IOUT = 0 mA, –40°C ≤ TJ ≤ 125°C | Legacy chip | 5 | |||||
New chip | 3 | ||||||
IOUT = 1 mA | Legacy chip | 7 | 10 | ||||
New chip | 11.5 | 14 | |||||
IOUT = 1 mA, –40°C ≤ TJ ≤ 125°C | Legacy chip | 15 | |||||
New chip | 17 | ||||||
IOUT = 10 mA | Legacy chip | 40 | 60 | ||||
New chip | 98 | 115 | |||||
IOUT = 10 mA, –40°C ≤ TJ ≤ 125°C | Legacy chip | 90 | |||||
New chip | 148 | ||||||
IOUT = 50 mA | Legacy chip | 120 | 150 | ||||
New chip | 120 | 145 | |||||
IOUT = 50 mA, –40°C ≤ TJ ≤ 125°C | Legacy chip | 225 | |||||
New chip | 184 | ||||||
IGND | GND pin current | IOUT = 0 mA | Legacy chip | 65 | 95 | uA | |
New chip | 69 | 95 | |||||
IOUT = 0 mA, –40°C ≤ TJ ≤ 125°C | Legacy chip | 65 | 125 | ||||
New chip | 120 | ||||||
IOUT = 1 mA | Legacy chip | 75 | 110 | ||||
New chip | 78 | 110 | |||||
IOUT = 1 mA, –40°C ≤ TJ ≤ 125°C | Legacy chip | 170 | |||||
New chip | 140 | ||||||
IOUT = 10 mA | Legacy chip | 120 | 220 | ||||
New chip | 175 | 210 | |||||
IOUT = 10 mA, –40°C ≤ TJ ≤ 125°C | Legacy chip | 400 | |||||
New chip | 250 | ||||||
IOUT = 50 mA | Legacy chip | 350 | 600 | ||||
New chip | 380 | 440 | |||||
IOUT = 50 mA, –40°C ≤ TJ ≤ 125°C | Legacy chip | 900 | |||||
New chip | 650 | ||||||
VON/OFF < 0.18 V, –40°C ≤ TJ ≤ 125°C | Legacy chip | 0 | 1 | ||||
New chip | 1.12 | 2.25 | |||||
VUVLO+ | Rising bias supply UVLO | VIN rising, –40°C ≤ TJ ≤ 125°C | New chip | 2.2 | 2.4 | V | |
VUVLO- | Falling bias supply UVLO | VIN falling, –40°C ≤ TJ ≤ 125°C | 1.9 | 2.07 | |||
VUVLO(HYST) | UVLO hysteresis | –40°C ≤ TJ ≤ 125°C | 0.130 | ||||
IO(SC) | Short output current | RL = 0 Ω (steady state) | Legacy chip | 150 | mA | ||
New chip | 150 | ||||||
IO(PK) | Peak output current | VOUT ≥ VO(NOM) –5% (steady state) | Legacy chip | 110 | 150 | ||
New chip | 110 | 150 | |||||
VON/OFF | ON/OFF input voltage | Low = Output OFF, VOUT + 1 ≤ VIN ≤ 16 V, –40°C ≤ TJ ≤ 125°C | Legacy chip | 0.55 | 0.18 | V | |
New chip | 0.15 | ||||||
High = Output ON, VOUT + 1 ≤ VIN ≤ 16 V, –40°C ≤ TJ ≤ 125°C | Legacy chip | 1.6 | 1.4 | ||||
New chip | 1.6 | ||||||
ION/OFF | ON/OFF input current | VON/OFF = 0 V, VOUT + 1 ≤ VIN ≤ 16 V,–40°C ≤ TJ ≤ 125°C | Legacy chip | 0 | -1 | uA | |
New chip | -0.9 | ||||||
VON/OFF = 5 V, VOUT + 1 ≤ VIN ≤ 16 V, –40°C ≤ TJ ≤ 125°C | Legacy chip | 5 | 15 | ||||
New chip | 2.20 | ||||||
ΔVO/ΔVIN | Ripple rejection | f = 1 kHz, COUT = 10 µF | Legacy chip | 63 | dB | ||
f = 1 kHz, COUT = 10 µF | New chip | 75 | |||||
f = 100 kHz, ILOAD = 50mA | New chip | 45 | |||||
Vn | Output noise voltage | Bandwidth = 300 Hz to 50 kHz, COUT = 10uF, VOUT = 3.3V, ILOAD = 50mA | Legacy chip | 160 | µVRMS | ||
Bandwidth = 300 Hz to 50 kHz, COUT = 2.2uF, VOUT = 3.3V, ILOAD = 50mA | New chip | 140 | |||||
Bandwidth = 10 Hz to 100 kHz, COUT = 2.2uF, VOUT = 3.3V, ILOAD = 50mA | New chip | 50 | |||||
Tsd+ | Thermal shutdown threshold | Shutdown, temperature increasing | New chip | 170 | °C | ||
Tsd- | Reset, temperature decreasing | 150 |