JAJSG44G June 2010 – September 2020 MSP430F6630 , MSP430F6631 , MSP430F6632 , MSP430F6633 , MSP430F6634 , MSP430F6635 , MSP430F6636 , MSP430F6637 , MSP430F6638
PRODUCTION DATA
- 1 特長
- 2 アプリケーション
- 3 概要
- 4 機能ブロック図
- 5 Revision History
- 6 Device Comparison
- 7 Terminal Configuration and Functions
-
8 Specifications
- 8.1 Absolute Maximum Ratings
- 8.2 ESD Ratings
- 8.3 Recommended Operating Conditions
- 8.4 Active Mode Supply Current Into VCC Excluding External Current
- 8.5 Low-Power Mode Supply Currents (Into VCC) Excluding External Current
- 8.6 Low-Power Mode With LCD Supply Currents (Into VCC) Excluding External Current
- 8.7 Thermal Resistance Characteristics
- 8.8 Schmitt-Trigger Inputs – General-Purpose I/O
- 8.9 Inputs – Ports P1, P2, P3, and P4
- 8.10 Leakage Current – General-Purpose I/O
- 8.11 Outputs – General-Purpose I/O (Full Drive Strength)
- 8.12 Outputs – General-Purpose I/O (Reduced Drive Strength)
- 8.13 Output Frequency – Ports P1, P2, and P3
- 8.14 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)
- 8.15 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)
- 8.16 Crystal Oscillator, XT1, Low-Frequency Mode
- 8.17 Crystal Oscillator, XT2
- 8.18 Internal Very-Low-Power Low-Frequency Oscillator (VLO)
- 8.19 Internal Reference, Low-Frequency Oscillator (REFO)
- 8.20 DCO Frequency
- 8.21 PMM, Brownout Reset (BOR)
- 8.22 PMM, Core Voltage
- 8.23 PMM, SVS High Side
- 8.24 PMM, SVM High Side
- 8.25 PMM, SVS Low Side
- 8.26 PMM, SVM Low Side
- 8.27 Wake-up Times From Low-Power Modes and Reset
- 8.28 Timer_A, Timers TA0, TA1, and TA2
- 8.29 Timer_B, Timer TB0
- 8.30 Battery Backup
- 8.31 USCI (UART Mode)
- 8.32 USCI (SPI Master Mode)
- 8.33 USCI (SPI Slave Mode)
- 8.34 USCI (I2C Mode)
- 8.35 LCD_B, Recommended Operating Conditions
- 8.36 LCD_B, Electrical Characteristics
- 8.37 12-Bit ADC, Power Supply and Input Range Conditions
- 8.38 12-Bit ADC, Timing Parameters
- 8.39 12-Bit ADC, Linearity Parameters Using an External Reference Voltage
- 8.40 12-Bit ADC, Linearity Parameters Using AVCC as Reference Voltage
- 8.41 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage
- 8.42 12-Bit ADC, Temperature Sensor and Built-In VMID
- 8.43 REF, External Reference
- 8.44 REF, Built-In Reference
- 8.45 12-Bit DAC, Supply Specifications
- 8.46 12-Bit DAC, Linearity Specifications
- 8.47 12-Bit DAC, Output Specifications
- 8.48 12-Bit DAC, Reference Input Specifications
- 8.49 12-Bit DAC, Dynamic Specifications
- 8.50 12-Bit DAC, Dynamic Specifications (Continued)
- 8.51 Comparator_B
- 8.52 Ports PU.0 and PU.1
- 8.53 USB Output Ports DP and DM
- 8.54 USB Input Ports DP and DM
- 8.55 USB-PWR (USB Power System)
- 8.56 USB-PLL (USB Phase-Locked Loop)
- 8.57 Flash Memory
- 8.58 JTAG and Spy-Bi-Wire Interface
-
9 Detailed Description
- 9.1 Overview
- 9.2 CPU
- 9.3 Instruction Set
- 9.4 Operating Modes
- 9.5 Interrupt Vector Addresses
- 9.6 Memory
- 9.7 Bootloader (BSL)
- 9.8 JTAG Operation
- 9.9 Flash Memory
- 9.10 RAM
- 9.11 Backup RAM
- 9.12
Peripherals
- 9.12.1 Digital I/O
- 9.12.2 Port Mapping Controller
- 9.12.3 Oscillator and System Clock
- 9.12.4 Power-Management Module (PMM)
- 9.12.5 Hardware Multiplier (MPY) (Link to User's Guide)
- 9.12.6 Real-Time Clock (RTC_B)
- 9.12.7 Watchdog Timer (WDT_A)
- 9.12.8 System Module (SYS)
- 9.12.9 DMA Controller
- 9.12.10 Universal Serial Communication Interface (USCI)
- 9.12.11 Timer TA0
- 9.12.12 Timer TA1
- 9.12.13 Timer TA2
- 9.12.14 Timer TB0
- 9.12.15 Comparator_B
- 9.12.16 ADC12_A
- 9.12.17 DAC12_A
- 9.12.18 CRC16
- 9.12.19 Voltage Reference (REF) Module
- 9.12.20 LCD_B
- 9.12.21 USB Universal Serial Bus
- 9.12.22 Embedded Emulation Module (EEM)
- 9.12.23 Peripheral File Map
- 9.13
Input/Output Diagrams
- 9.13.1 Port P1 (P1.0 to P1.7) Input/Output With Schmitt Trigger
- 9.13.2 Port P2 (P2.0 to P2.7) Input/Output With Schmitt Trigger
- 9.13.3 Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger
- 9.13.4 Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger
- 9.13.5 Port P5 (P5.0 and P5.1) Input/Output With Schmitt Trigger
- 9.13.6 Port P5 (P5.2 to P5.7) Input/Output With Schmitt Trigger
- 9.13.7 Port P6 (P6.0 to P6.7) Input/Output With Schmitt Trigger
- 9.13.8 Port P7 (P7.2) Input/Output With Schmitt Trigger
- 9.13.9 Port P7 (P7.3) Input/Output With Schmitt Trigger
- 9.13.10 Port P7 (P7.4 to P7.7) Input/Output With Schmitt Trigger
- 9.13.11 Port P8 (P8.0 to P8.7) Input/Output With Schmitt Trigger
- 9.13.12 Port P9 (P9.0 to P9.7) Input/Output With Schmitt Trigger
- 9.13.13 Port PU (PU.0/DP, PU.1/DM, PUR) USB Ports
- 9.13.14 Port PJ (PJ.0) JTAG Pin TDO, Input/Output With Schmitt Trigger or Output
- 9.13.15 Port PJ (PJ.1 to PJ.3) JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output
- 9.14 Device Descriptors
- 10Device and Documentation Support
- 11Mechanical, Packaging, and Orderable Information
パッケージ・オプション
メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
- PZ|100
発注情報
9.13.6 Port P5 (P5.2 to P5.7) Input/Output With Schmitt Trigger
Figure 9-7 shows the pin diagram. Table 9-57 summarizes how to select the pin function.
Figure 9-7 Port P5 (P5.2 to P5.7) DiagramTable 9-57 Port P5 (P5.2 to P5.7) Pin Functions
| PIN NAME (P5.x) | x | FUNCTION | CONTROL BITS OR SIGNALS(1) | ||
|---|---|---|---|---|---|
| P5DIR.x | P5SEL.x | LCDS40...42 | |||
| P5.2/R23 | 2 | P5.2 (I/O) | I: 0; O: 1 | 0 | na |
| R23 | X | 1 | na | ||
| P5.3/COM1/S42 | 3 | P5.3 (I/O) | I: 0; O: 1 | 0 | 0 |
| COM1 | X | 1 | X | ||
| S42 | X | 0 | 1 | ||
| P5.4/COM2/S41 | 4 | P5.4 (I/O) | I: 0; O: 1 | 0 | 0 |
| COM2 | X | 1 | X | ||
| S41 | X | 0 | 1 | ||
| P5.5/COM3/S40 | 5 | P5.5 (I/O) | I: 0; O: 1 | 0 | 0 |
| COM3 | X | 1 | X | ||
| S40 | X | 0 | 1 | ||
| P5.6/ADC12CLK/DMAE0 | 6 | P5.6 (I/O) | I: 0; O: 1 | 0 | na |
| ADC12CLK | 1 | 1 | na | ||
| DMAE0 | 0 | 1 | na | ||
| P5.7/RTCCLK | 7 | P5.7 (I/O) | I: 0; O: 1 | 0 | na |
| RTCCLK | 1 | 1 | na | ||