JAJSE27 October   2017 MSP432E401Y

PRODUCTION DATA.  

  1. 1デバイスの概要
    1. 1.1 特長
    2. 1.2 アプリケーション
    3. 1.3 概要
    4. 1.4 機能ブロック図
  2. 2改訂履歴
  3. 3Device Characteristics
    1. 3.1 Related Products
  4. 4Terminal Configuration and Functions
    1. 4.1 Pin Diagram
    2. 4.2 Pin Attributes
    3. 4.3 Signal Descriptions
      1. Table 4-3 Signal Descriptions
    4. 4.4 GPIO Pin Multiplexing
    5. 4.5 Buffer Type
    6. 4.6 Connections for Unused Pins
  5. 5Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Recommended DC Operating Conditions
    5. 5.5  Recommended GPIO Operating Characteristics
    6. 5.6  Recommended Fast GPIO Pad Operating Conditions
    7. 5.7  Recommended Slow GPIO Pad Operating Conditions
    8. 5.8  GPIO Current Restrictions
    9. 5.9  I/O Reliability
    10. 5.10 Current Consumption
    11. 5.11 Peripheral Current Consumption
    12. 5.12 LDO Regulator Characteristics
    13. 5.13 Power Dissipation
    14. 5.14 Thermal Resistance Characteristics, 128-Pin PDT (TQFP) Package
    15. 5.15 Timing and Switching Characteristics
      1. 5.15.1  Load Conditions
      2. 5.15.2  Power Supply Sequencing
        1. 5.15.2.1 Power and Brownout
          1. Table 5-3 Power and Brownout Levels
          2. 5.15.2.1.1 VDDA Levels
          3. 5.15.2.1.2 VDD Levels
          4. 5.15.2.1.3 VDDC Levels
          5. 5.15.2.1.4 VDD Glitch Response
          6. 5.15.2.1.5 VDD Droop Response
      3. 5.15.3  Reset Timing
        1. Table 5-4 Reset Characteristics
      4. 5.15.4  Clock Specifications
        1. 5.15.4.1 PLL Specifications
          1. Table 5-5 Phase Locked Loop (PLL) Characteristics
          2. 5.15.4.1.1 PLL Configuration
        2. 5.15.4.2 PIOSC Specifications
        3. 5.15.4.3 Low-Frequency Oscillator Specifications
          1. Table 5-9 Low-Frequency Oscillator Characteristics
        4. 5.15.4.4 Hibernation Low-Frequency Oscillator Specifications
          1. Table 5-10 Hibernation External Oscillator (XOSC) Input Characteristics
          2. Table 5-11 Hibernation Internal Low-Frequency Oscillator Clock Characteristics
        5. 5.15.4.5 Main Oscillator Specifications
          1. Table 5-12 Main Oscillator Input Characteristics
        6. 5.15.4.6 Main Oscillator Specification WIth ADC
          1. Table 5-14 System Clock Characteristics With ADC Operation
        7. 5.15.4.7 System Clock Characteristics With USB Operation
          1. Table 5-15 System Clock Characteristics With USB Operation
      5. 5.15.5  Sleep Modes
        1. Table 5-16 Wake From Sleep Characteristics
        2. Table 5-17 Wake From Deep Sleep Characteristics
      6. 5.15.6  Hibernation Module
        1. Table 5-18 Hibernation Module Battery Characteristics
        2. Table 5-19 Hibernation Module Characteristics
        3. Table 5-20 Hibernation Module Tamper I/O Characteristics
      7. 5.15.7  Flash Memory
        1. Table 5-21 Flash Memory Characteristics
      8. 5.15.8  EEPROM
        1. Table 5-22 EEPROM Characteristics
      9. 5.15.9  Input/Output Pin Characteristics
        1. Table 5-23 Fast GPIO Module Characteristics
        2. Table 5-24 Slow GPIO Module Characteristics
        3. 5.15.9.1    Types of I/O Pins and ESD Protection
          1. 5.15.9.1.1 Hibernate WAKE pin
            1. Table 5-25 Pad Voltage and Current Characteristics for Hibernate WAKE Pin
          2. 5.15.9.1.2 Nonpower I/O Pins
            1. Table 5-26 Nonpower I/O Pad Voltage and Current Characteristics
      10. 5.15.10 External Peripheral Interface (EPI)
        1. Table 5-28 EPI SDRAM Characteristics
        2. Table 5-29 EPI SDRAM Interface Characteristics
        3. Table 5-30 EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics
        4. Table 5-31 EPI General-Purpose Interface Characteristics
        5. Table 5-32 EPI PSRAM Interface Characteristics
      11. 5.15.11 Analog-to-Digital Converter (ADC)
        1. Table 5-33 Electrical Characteristics for ADC at 1 Msps
        2. Table 5-34 Electrical Characteristics for ADC at 2 Msps
      12. 5.15.12 Synchronous Serial Interface (SSI)
        1. Table 5-35 SSI Characteristics
        2. Table 5-36 Bi- and Quad-SSI Characteristics
      13. 5.15.13 Inter-Integrated Circuit (I2C) Interface
        1. Table 5-37 I2C Characteristics
      14. 5.15.14 Ethernet Controller
        1. 5.15.14.1 DC Characteristics
          1. Table 5-38 Ethernet PHY DC Characteristics
        2. 5.15.14.2 Clock Characteristics for Ethernet
          1. Table 5-39 MOSC 25-MHz Crystal Specification
          2. Table 5-40 MOSC Single-Ended 25-MHz Oscillator Specification
        3. 5.15.14.3 AC Characteristics
          1. Table 5-41 Ethernet Controller Enable and Software Reset Timing
          2. Table 5-42 100Base-TX Transmit Timing
          3. Table 5-43 10Base-T Normal Link Pulse Timing
          4. Table 5-44 Auto-Negotiation Fast Link Pulse (FLP) Timing
          5. Table 5-45 100Base-TX Signal Detect Timing
      15. 5.15.15 Universal Serial Bus (USB) Controller
        1. Table 5-46 ULPI Interface Timing
      16. 5.15.16 Analog Comparator
        1. Table 5-47 Analog Comparator Characteristics
        2. Table 5-48 Analog Comparator Characteristics
        3. Table 5-49 Analog Comparator Voltage Reference Characteristics
        4. Table 5-50 Analog Comparator Voltage Reference Characteristics
      17. 5.15.17 Pulse-Width Modulator (PWM)
        1. Table 5-51 PWM Timing Characteristics
      18. 5.15.18 Emulation and Debug
        1. Table 5-52 JTAG Characteristics
  6. 6Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Arm Cortex-M4F Processor Core
      1. 6.3.1 Processor Core
      2. 6.3.2 System Timer (SysTick)
      3. 6.3.3 Nested Vectored Interrupt Controller (NVIC)
      4. 6.3.4 System Control Block (SCB)
      5. 6.3.5 Memory Protection Unit (MPU)
      6. 6.3.6 Floating-Point Unit (FPU)
    4. 6.4 On-Chip Memory
      1. 6.4.1 SRAM
      2. 6.4.2 Flash Memory
      3. 6.4.3 ROM
      4. 6.4.4 EEPROM
      5. 6.4.5 Memory Map
    5. 6.5 Peripherals
      1. 6.5.1  External Peripheral Interface (EPI)
      2. 6.5.2  Cyclical Redundancy Check (CRC)
      3. 6.5.3  Advanced Encryption Standard (AES) Accelerator
      4. 6.5.4  Data Encryption Standard (DES) Accelerator
      5. 6.5.5  Secure Hash Algorithm/Message Digest Algorithm (SHA/MD5) Accelerator
      6. 6.5.6  Serial Communications Peripherals
        1. 6.5.6.1 Ethernet MAC and PHY
        2. 6.5.6.2 Controller Area Network (CAN)
        3. 6.5.6.3 Universal Serial Bus (USB)
        4. 6.5.6.4 Universal Asynchronous Receiver/Transmitter (UART)
        5. 6.5.6.5 Inter-Integrated Circuit (I2C)
        6. 6.5.6.6 Quad Synchronous Serial Interface (QSSI)
      7. 6.5.7  System Integration
        1. 6.5.7.1 Direct Memory Access (DMA)
        2. 6.5.7.2 System Control and Clocks
        3. 6.5.7.3 Programmable Timers
        4. 6.5.7.4 Capture Compare PWM (CCP) Pins
        5. 6.5.7.5 Hibernation (HIB) Module
        6. 6.5.7.6 Watchdog Timers
        7. 6.5.7.7 Programmable GPIOs
      8. 6.5.8  Advanced Motion Control
        1. 6.5.8.1 Pulse Width Modulation (PWM)
        2. 6.5.8.2 Quadrature Encoder With Index (QEI) Module
      9. 6.5.9  Analog
        1. 6.5.9.1 ADC
        2. 6.5.9.2 Analog Comparators
      10. 6.5.10 JTAG and Arm Serial Wire Debug
      11. 6.5.11 Peripheral Memory Map
    6. 6.6 Identification
    7. 6.7 Boot Modes
  7. 7Applications, Implementation, and Layout
    1. 7.1 System Design Guidelines
  8. 8デバイスおよびドキュメントのサポート
    1. 8.1 使い始めと次の手順
    2. 8.2 デバイスの項目表記
    3. 8.3 ツールとソフトウェア
    4. 8.4 ドキュメントのサポート
    5. 8.5 Community Resources
    6. 8.6 商標
    7. 8.7 静電気放電に関する注意事項
    8. 8.8 Export Control Notice
    9. 8.9 Glossary
  9. 9メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

5.10 Current Consumption

over operating free-air temperature (unless otherwise noted) (1)
PARAMETERTEST CONDITIONSSYSTEM CLOCKTYPMAXUNIT
FREQCLOCK SOURCE–40°C25°C85°C105°C85°C105°C (2)
IDD_RUN Run mode (flash loop) VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on including MAC and PHY		 120 MHz MOSC with PLL 96.4 105.3 107.2 108.7 129.9 140.0 mA
60 MHz MOSC with PLL 67.4 76.6 78.6 79.9 100.3 112.5
16 MHz PIOSC 11.9 24.4 25.5 26.7 45.0 56.4
1 MHz PIOSC 5.75 10.9 12.1 13.3 31.3 42.6
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on including MAC but not PHY		 120 MHz MOSC with PLL 69.9 77.8 79.6 80.8 98.8 108.4
60 MHz MOSC with PLL 40.9 49.2 50.9 52.1 69.2 80.8
16 MHz PIOSC 11.3 23.6 25.0 26.2 43.1 54.3
1 MHz PIOSC 5.10 10.1 11.5 12.7 29.3 40.5
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on except MAC and PHY		 120 MHz MOSC with PLL 68.1 76.0 77.6 78.6 96.6 106.0
60 MHz MOSC with PLL 40.0 48.2 49.8 50.8 67.9 79.2
16 MHz PIOSC 11.1 23.3 24.6 25.6 42.5 53.3
1 MHz PIOSC 5.07 10.1 11.3 12.3 29.0 39.8
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All off		 120 MHz MOSC with PLL 35.2 39.1 40.4 41.5 55.8 65.3
60 MHz MOSC with PLL 23.2 29.4 30.7 31.7 45.8 55.5
16 MHz PIOSC 7.38 17.9 19.0 20.0 34.5 44.1
1 MHz PIOSC 4.12 9.13 10.3 11.4 25.7 35.5
Run mode (SRAM loop) VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on including MAC and PHY		 120 MHz MOSC with PLL 93.8 103.6 111.6 113.2 133.4 144.6
60 MHz MOSC with PLL 66.9 76.7 78.7 80.0 100.0 111.9
16 MHz PIOSC 12.6 19.0 20.1 21.3 39.1 50.3
1 MHz PIOSC 5.73 10.6 11.7 12.8 30.9 42.2
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on including MAC but not PHY		 120 MHz MOSC with PLL 67.2 76.1 84.0 85.4 102.3 113.0
60 MHz MOSC with PLL 40.3 49.2 50.9 52.2 68.9 80.2
16 MHz PIOSC 11.9 18.2 19.6 20.8 37.2 48.2
1 MHz PIOSC 5.08 9.79 11.2 12.3 28.9 40.1
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals =All on except MAC and PHY		 120 MHz MOSC with PLL 65.4 74.3 82.0 83.2 100.1 110.6
60 MHz MOSC with PLL 39.4 48.2 49.8 50.9 67.6 78.6
16 MHz PIOSC 11.7 17.9 19.2 20.2 36.6 47.2
1 MHz PIOSC 5.05 9.75 11.0 11.9 28.6 39.4
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All off		 120 MHz MOSC with PLL 35.4 43.3 44.7 45.8 59.8 69.0
60 MHz MOSC with PLL 23.4 29.4 30.7 31.7 45.5 54.9
16 MHz PIOSC 7.08 12.4 13.6 14.6 28.7 38.0
1 MHz PIOSC 4.60 8.78 10.0 11.0 25.3 34.9
IDD_SLEEP Sleep mode (FLASHPM = 0x0) VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on including MAC and PHY,
LDO = 1.2 V		 120 MHz MOSC with PLL 82.8 94.8 96.8 98.1 117.9 129.1 mA
60 MHz MOSC with PLL 60.8 69.2 71.2 72.3 91.8 102.9
16 MHz PIOSC 11.2 16.8 18.1 19.1 35.4 45.9
1 MHz PIOSC (3) 5.10 10.3 11.5 12.6 28.9 39.6
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on including MAC but not PHY,
LDO = 1.2 V		 120 MHz MOSC with PLL 56.2 67.4 69.1 70.3 87.1 97.8
60 MHz MOSC with PLL 34.4 41.9 43.4 44.5 60.7 71.6
16 MHz PIOSC (3) 10.6 16.2 17.5 18.5 34.5 45.1
1 MHz PIOSC (3) 4.47 9.60 10.9 12.0 28.0 38.7
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on except MAC and PHY,
LDO = 1.2 V		 120 MHz MOSC with PLL 54.4 65.6 67.1 68.1 84.9 95.4
60 MHz MOSC with PLL 33.5 40.9 42.3 43.2 59.4 70.0
16 MHz PIOSC (3) 10.4 15.9 17.1 17.9 33.9 44.1
1 MHz PIOSC (3) 4.44 9.56 10.7 11.6 27.7 38.0
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All off,
LDO = 1.2 V		 120 MHz MOSC with PLL 22.0 28.6 29.8 30.7 44.1 53.1
60 MHz MOSC with PLL 16.3 22.0 23.2 24.1 37.5 46.6
16 MHz PIOSC (3) 5.37 10.4 11.5 12.4 26.1 35.1
1 MHz PIOSC (3) 4.37 8.60 9.71 10.6 24.6 33.9
Sleep mode (FLASHPM = 0x2) VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on including MAC and PHY,
LDO = 1.2 V		 120 MHz MOSC with PLL 86.5 89.0 91.2 92.5 112.1 123.5
60 MHz MOSC with PLL 61.6 63.4 65.6 66.7 86.0 97.2
16 MHz PIOSC (3) 10.4 11.1 12.4 13.5 29.8 40.4
1 MHz PIOSC (3) 4.45 4.49 5.83 6.98 23.4 34.2
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on including MAC but not PHY,
LDO = 1.2 V		 120 MHz MOSC with PLL 59.9 61.7 63.4 64.7 81.3 92.1
60 MHz MOSC with PLL 35.1 36.1 37.8 38.9 54.9 66.0
16 MHz PIOSC (3) 9.75 10.4 11.8 12.9 28.9 39.6
1 MHz PIOSC (3) 3.82 3.82 5.25 6.38 22.5 33.4
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on except MAC and PHY,
LDO = 1.2 V		 120 MHz MOSC with PLL 58.1 59.9 61.4 62.5 79.1 89.7
60 MHz MOSC with PLL 34.2 35.1 36.7 37.6 53.6 64.4
16 MHz PIOSC (3) 9.50 10.1 11.4 12.3 28.3 38.6
1 MHz PIOSC (3) 3.79 3.78 5.06 5.96 22.2 32.7
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All off,
LDO = 1.2 V		 120 MHz MOSC with PLL 22.0 22.8 24.1 25.1 38.2 47.4
60 MHz MOSC with PLL 15.7 16.2 17.5 18.5 31.7 40.9
16 MHz PIOSC (3) 4.50 4.60 5.80 6.80 20.5 29.8
1 MHz PIOSC (3) 3.00 2.80 4.10 5.20 19.1 28.7
IDD_DEEPSLEEP Deep-sleep mode (FLASHPM = 0x2) VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on,
LDO = 1.2 V		 16 MHz PIOSC 9.74 9.78 10.8 11.6 24.1 32.1 mA
30 kHz LFIOSC 2.60 2.83 3.83 4.60 17.1 25.3
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All off,
LDO = 1.2 V		 16 MHz PIOSC 4.53 4.05 4.88 5.53 15.9 22.7
30 kHz LFIOSC 0.614 0.762 1.69 2.46 13.3 20.7
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on,
LDO = 0.9 V 		16 MHz PIOSC 5.21 7.33 7.97 8.48 15.3 20.1
30 kHz LFIOSC 2.02 2.16 2.79 3.29 10.0 14.9
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All off,
LDO = 0.9 V (4)		 16 MHz PIOSC 1.08 3.10 3.61 4.01 9.50 13.4
30 kHz LFIOSC 0.367 0.454 0.954 1.36 6.86 10.8
IDDA_RUN, IDDA_SLEEP All run modes VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on		 120 MHz MOSC with PLL 2.61 2.66 2.68 2.66 3.03 3.35 mA
60 MHz MOSC with PLL 2.61 2.66 2.68 2.66 3.04 3.10
16 MHz PIOSC 2.45 2.49 2.50 2.48 2.85 2.95
1 MHz PIOSC 2.45 2.48 2.50 2.48 2.84 2.90
All sleep modes VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All off		 120 MHz MOSC with PLL 0.227 0.229 0.270 0.250 0.559 0.650
60 MHz MOSC with PLL 0.229 0.232 0.267 0.250 0.579 0.600
16 MHz PIOSC 0.228 0.229 0.265 0.251 0.545 0.575
1 MHz PIOSC 0.227 0.227 0.267 0.247 0.549 0.555
IDDA_DEEPSLEEP Deep-sleep mode (FLASHPM = 0x2) VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on,
LDO = 1.2 V		 16 MHz PIOSC 2.45 2.48 2.50 2.48 2.84 2.90 mA
30 kHz LFIOSC 2.45 2.48 2.50 2.48 2.85 2.90
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All off,
LDO = 1.2 V		 16 MHz PIOSC 0.226 0.227 0.265 0.249 0.558 0.635
30 kHz LFIOSC 0.228 0.227 0.272 0.247 0.558 0.600
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All on,
LDO = 0.9 V (4)		 16 MHz PIOSC 2.14 2.42 2.44 2.42 2.78 2.88
30 kHz LFIOSC 2.44 2.42 2.44 2.42 2.86 2.88
VDD = 3.3 V,
VDDA = 3.3 V,
Peripherals = All off,
LDO = 0.9 V (4)		 16 MHz PIOSC 0.216 0.166 0.209 0.193 0.563 0.580
30 kHz LFIOSC 0.223 0.167 0.209 0.189 0.508 0.580
IHIB_NORTC Hibernate mode (external wake, RTC disabled) VBAT = 3.0 V VDD = 0 V,
VDDA = 0 V,
System clock = OFF,
Hibernate module = 32.768 kHz		 1.04 1.20 1.44 1.69 1.62 2.14 µA
IHIB_RTC Hibernate mode (RTC enabled) VBAT = 3.0 V,
VDD = 0 V,
VDDA = 0 V,
System clock = OFF,
Hibernate module = 32.768 kHz		 1.12 1.29 1.54 1.82 1.75 2.33 µA
IHIB_VDD3ON Hibernate mode (VDD3ON mode, tamper enabled) VBAT = 3.0 V,
VDD = 3.3 V,
VDDA = 3.3 V,
System clock = OFF,
Hibernate module = 32.768 kHz		 6.78 7.99 17.0 22.1 31.0 46.2 µA
Hibernate mode (VDD3ON mode, tamper disabled) VBAT = 3.0 V,
VDD = 3.3 V,
VDDA = 3.3 V,
System clock = OFF,
Hibernate module = 32.768 kHz		 5.42 6.39 15.4 17.8 28.9 32.0
(1) Section 5.11 lists the current consumption that specific peripherals contribute to the run mode current consumption in Section 5.10. If these peripherals are not powered, then the peripheral current consumption can be subtracted from the run mode consumption in Section 5.10.
(2) Applicable to extended temperature devices only.
(3) If the MOSC is the source of the run-mode system clock and is powered down in sleep mode, wake time is increased by tMOSC_SETTLE.
(4) See the System Control chapter of the MSP432E4 SimpleLink™ Microcontrollers Technical Reference Manual for information on lowering the LDO voltage to 0.9 V.