JAJSDV4J June 2009 – January 2017 OMAP-L138
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
---|---|---|
0xB000 0000 | REVID | Revision ID Register |
0xB000 0004 | SDRSTAT | SDRAM Status Register |
0xB000 0008 | SDCR | SDRAM Configuration Register |
0xB000 000C | SDRCR | SDRAM Refresh Control Register |
0xB000 0010 | SDTIMR1 | SDRAM Timing Register 1 |
0xB000 0014 | SDTIMR2 | SDRAM Timing Register 2 |
0xB000 001C | SDCR2 | SDRAM Configuration Register 2 |
0xB000 0020 | PBBPR | Peripheral Bus Burst Priority Register |
0xB000 0040 | PC1 | Performance Counter 1 Registers |
0xB000 0044 | PC2 | Performance Counter 2 Register |
0xB000 0048 | PCC | Performance Counter Configuration Register |
0xB000 004C | PCMRS | Performance Counter Master Region Select Register |
0xB000 0050 | PCT | Performance Counter Time Register |
0xB000 00C0 | IRR | Interrupt Raw Register |
0xB000 00C4 | IMR | Interrupt Mask Register |
0xB000 00C8 | IMSR | Interrupt Mask Set Register |
0xB000 00CC | IMCR | Interrupt Mask Clear Register |
0xB000 00E4 | DRPYC1R | DDR PHY Control Register 1 |
0x01E2 C000 | VTPIO_CTL | VTP IO Control Register |