SPNS180B September 2012 – June 2015 RM42L432
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
MIN | MAX | UNIT | |||
---|---|---|---|---|---|
Supply voltage | VCC(2) | –0.3 | 1.43 | V | |
VCCIO, VCCP(2) | –0.3 | 4.6 | |||
VCCAD | –0.3 | 3.6 | |||
Input voltage | All input pins | –0.3 | 4.6 | V | |
ADC input pins | –0.3 | 4.6 | |||
Input clamp current | IIK (VI < 0 or VI > VCCIO) All pins, except ADIN |
–20 | 20 | mA | |
IIK (VI < 0 or VI > VCCAD) ADIN |
–10 | 10 | |||
Total | –40 | 40 | |||
Operating free-air temperature, TA | –40 | 105 | °C | ||
Operating junction temperature, TJ | –40 | 130 | °C | ||
Latch-up performance | I-test, All I/O pins | –100 | 100 | mA | |
Storage temperature, Tstg | –65 | 150 | °C |
VALUE | UNIT | ||||
---|---|---|---|---|---|
V(ESD) | Electrostatic discharge (ESD) performance: | Human Body Model (HBM), per ANSI/ESDA/JEDEC JS001(1) | ±2 | kV | |
Charged Device Model (CDM), per JESD22-C101(2) | All pins | ±250 | V |
NOMINAL CORE VOLTAGE (VCC) | JUNCTION TEMPERATURE (Tj) |
LIFETIME POH |
---|---|---|
1.2 | 105ºC | 100K |
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
VCC | Digital logic supply voltage (Core) | 1.14 | 1.2 | 1.32 | V | |
VCCIO | Digital logic supply voltage (I/O) | 3 | 3.3 | 3.6 | V | |
VCCAD / VADREFHI | MibADC supply voltage / A-to-D high-voltage reference source | 3 | 3.3 | 3.6 | V | |
VCCP | Flash pump supply voltage | 3 | 3.3 | 3.6 | V | |
VSS | Digital logic supply ground | 0 | V | |||
VSSAD / VADREFLO | MibADC supply ground / A-to-D low-voltage reference source | –0.1 | 0.1 | V | ||
VSLEW | Maximum positive slew rate for VCCIO, VCCAD and VCCP supplies | 1 | V/µs | |||
TA | Operating free-air temperature | –40 | 105 | °C | ||
TJ | Operating junction temperature(2) | –40 | 130 | °C |
PARAMETER | CONDITIONS | MIN | MAX | UNIT | |
---|---|---|---|---|---|
fHCLK | HCLK - System clock frequency | 100 | MHz | ||
fGCLK | GCLK - CPU clock frequency (ratio fGCLK : fHCLK = 1:1) | fHCLK | MHz | ||
fVCLK | VCLK - Primary peripheral clock frequency | 100 | MHz | ||
fVCLK2 | VCLK2 - Secondary peripheral clock frequency | 100 | MHz | ||
fVCLKA1 | VCLKA1 - Primary asynchronous peripheral clock frequency | 100 | MHz | ||
fRTICLK | RTICLK - clock frequency | fVCLK | MHz |
The TCM RAM can support program and data fetches at full CPU speed without any address or data wait states required. There are no registers which need to be programmed for RAM wait states.
The TCM flash can support zero address and data wait states up to a CPU speed of 50 MHz in nonpipelined mode.The flash supports a maximum CPU clock speed of 100 MHz in pipelined mode with no address wait states and one data wait state.
The proper wait states should be set in the register fields Address Setup Wait State Enable (ASWSTEN 0xFFF87000[4]), Random Wait states (RWAIT 0xFFF87000[11:8]), and Emulation Wait states (EWAIT 0xFFF872B8[19:16]) as shown in Figure 5-1.
The flash wrapper defaults to nonpipelined mode with address wait states disabled, ASWSTEN=0; the main memory random-read data wait state, RWAIT=1; and the emulation memory random-read wait states, EWAIT=1.
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
ICC | VCC digital supply current (operating mode) |
fHCLK = 100 MHz fVCLK = 100 MHz, Flash in pipelined mode, VCCmax |
150(2) | mA | |||
VCC digital supply current (LBIST mode) | LBIST clock rate = 50 MHz | 165(3)(4) | |||||
VCC digital supply current (PBIST mode) | PBIST ROM clock frequency = 100 MHz | 150(3)(4) | |||||
ICCREFHI | ADREFHI supply current (operating mode) | ADREFHImax | 3 | mA | |||
ICCAD | VCCAD supply current (operating mode) | VCCADmax | 45(1) | mA | |||
ICCIO | VCCIO digital supply current (operating mode) | No DC load, VCCmax | |||||
ICCP | VCCP pump supply current | Read mode | |||||
ICCP, ICCIO,ICCAD | 3.3-V supply current | Read from one bank and program or erase another, VCCPmax | 65(1) | mA |
Table 5-2 shows the thermal resistance characteristics for the PQFP - PZ mechanical packages.
PARAMETER | °C/W |
---|---|
RθJA | 48 |
RθJC | 5 |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
Vhys | Input hysteresis | All inputs | 180 | mV | |||
VIL | Low-level input voltage | All inputs(2) | –0.3 | 0.8 | V | ||
VIH | High-level input voltage | All inputs(2) | 2 | VCCIO + 0.3 | V | ||
VOL | Low-level output voltage | IOL = IOLmax | 0.2 VCCIO | V | |||
IOL = 50 µA, standard output mode | 0.2 | ||||||
VOH | High-level output voltage | IOH = IOHmax | 0.8 VCCIO | V | |||
IOH = 50 µA, standard output mode | VCCIO - 0.3 | ||||||
IIC | Input clamp current (I/O pins) | VI < VSSIO - 0.3 or VI > VCCIO + 0.3 | –3.5 | 3.5 | mA | ||
II | Input current (I/O pins) | IIH 20-µA pulldown | VI = VCCIO | 5 | 40 | µA | |
IIH 100-µA pulldown | VI = VCCIO | 40 | 195 | ||||
IIL 20-µA pullup | VI = VSS | –40 | –5 | ||||
IIL 100-µA pullup | VI = VSS | –195 | –40 | ||||
All other pins | No pullup or pulldown | –1 | 1 | ||||
CI | Input capacitance | 2 | pF | ||||
CO | Output capacitance | 3 | pF |
SIGNAL | CONTROL BIT | ADDRESS | 8 mA | 2 mA |
---|---|---|---|---|
ECLK | SYSPC10[0] | 0xFFFF FF78 | 0 | 1 |
SPI2CLK | SPI2PC9[9] | 0xFFF7 F668 | 0 | 1 |
SPI2SIMO | SPI2PC9[10] | 0xFFF7 F668 | 0 | 1 |
SPI2SOMI | SPI2PC9[11](1) | 0xFFF7 F668 | 0 | 1 |
MIN | MAX | UNIT | ||
---|---|---|---|---|
tpw | Input minimum pulse width | tc(VCLK) + 10(2) | ns |
PARAMETER | MIN | MAX | UNIT | |||
---|---|---|---|---|---|---|
Rise time, tr | 8-mA pins | CL = 15 pF | 2.5 | ns | ||
CL = 50 pF | 4 | |||||
CL = 100 pF | 7.2 | |||||
CL = 150 pF | 12.5 | |||||
Fall time, tf | CL = 15 pF | 2.5 | ||||
CL = 50 pF | 4 | |||||
CL = 100 pF | 7.2 | |||||
CL = 150 pF | 12.5 | |||||
Rise time, tr | 4-mA pins | CL = 15 pF | 5.6 | ns | ||
CL = 50 pF | 10.4 | |||||
CL = 100 pF | 16.8 | |||||
CL = 150 pF | 23.2 | |||||
Fall time, tf | CL = 15 pF | 5.6 | ||||
CL= 50 pF | 10.4 | |||||
CL = 100 pF | 16.8 | |||||
CL = 150 pF | 23.2 | |||||
Rise time, tr | 2-mA-z pins | CL = 15 pF | 8 | ns | ||
CL = 50 pF | 15 | |||||
CL = 100 pF | 23 | |||||
CL = 150 pF | 33 | |||||
Fall time, tf | CL = 15 pF | 8 | ||||
CL = 50 pF | 15 | |||||
CL = 100 pF | 23 | |||||
CL = 150 pF | 33 | |||||
Rise time, tr | Selectable 8-mA/ 2-mA-z pins | 8-mA mode | CL = 15 pF | 2.5 | ns | |
CL = 50 pF | 4 | |||||
CL = 100 pF | 7.2 | |||||
CL = 150 pF | 12.5 | |||||
Fall time, tf | CL = 15 pF | 2.5 | ||||
CL = 50 pF | 4 | |||||
CL = 100 pF | 7.2 | |||||
CL = 150 pF | 12.5 | |||||
Rise time, tr | 2-mA-z mode | CL = 15 pF | 8 | |||
CL = 50 pF | 15 | |||||
CL = 100 pF | 23 | |||||
CL = 150 pF | 33 | |||||
Fall time, tf | CL = 15 pF | 8 | ||||
CL = 50 pF | 15 | |||||
CL = 100 pF | 23 | |||||
CL = 150 pF | 33 |
PARAMETER | MIN | MAX | UNIT | |
---|---|---|---|---|
td(parallel_out) | Delay between low-to-high, or high-to-low transition of general-purpose output signals that can be configured by an application in parallel, for example, all signals in a GIOA port, or all N2HET signals. | 5 | ns |