JAJSQO9P October 1995 – February 2024 SN54AHC14 , SN74AHC14
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
This circuit is designed around an RC network that produces a slow input to the second inverter. The RC time constant, τ, is calculated from: τ = RC.
The delay time for this circuit is from tdelay(min) = –ln |1 – VT+(min) / VCC| τ to tdelay(max) = –ln |1 – VT+(max) / VCC| τ. It must be noted that the delay is consistent for each device, but because the switching threshold is only ensured between the minimum and maximum value, the output pulse length varies between devices. These values must be calculated by using the minimum and maximum VT+ values in the Electrical Characteristics.
The resistor value must be chosen such that the maximum current to and from the SN74AHC14 is 8 mA at
5-V VCC.