JAJSFO2I september   2012  – october 2020 SN65DSI83

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings #GUID-BDB96F65-5C5F-4805-AA4B-B71B15ADA38F/SLLSEB91839
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Switching Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Clock Configurations and Multipliers
      2. 7.3.2 ULPS
      3. 7.3.3 LVDS Pattern Generation
    4. 7.4 Device Functional Modes
      1. 7.4.1 Reset Implementation
      2. 7.4.2 Initialization Sequence
      3. 7.4.3 LVDS Output Formats
      4. 7.4.4 DSI Lane Merging
      5. 7.4.5 DSI Pixel Stream Packets
      6. 7.4.6 DSI Video Transmission Specifications
    5. 7.5 Programming
      1. 7.5.1 Local I2C Interface Overview
    6. 7.6 Register Maps
      1. 7.6.1 Control and Status Registers Overview
  9. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Video STOP and Restart Sequence
      2. 8.1.2 Reverse LVDS Pin Order Option
      3. 8.1.3 IRQ Usage
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Example Script
      3. 8.2.3 Application Curve
  10. 9 Power Supply Recommendations
    1. 9.1 VCC Power Supply
    2. 9.2 VCORE Power Supply
  11. 10Layout
    1. 10.1 Layout Guidelines
      1. 10.1.1 Package Specific
      2. 10.1.2 Differential Pairs
      3. 10.1.3 Ground
    2. 10.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 Receiving Notification of Documentation Updates
    2. 11.2 Community Resources
    3. 11.3 Trademarks
  13.   Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.5.1 Local I2C Interface Overview

The SN65DSI83 device local I2C interface is enabled when EN is input high, access to the CSR registers is supported during ULPS. The SCL and SDA pins are used for I2C clock and I2C data respectively. The SN65DSI83 device I2C interface conforms to the 2-wire serial interface defined by the I2C Bus Specification, Version 2.1 (January 2000) and supports fast mode transfers up to 400 kbps.

The device address byte is the first byte received following the start condition from the master device. The 7-bit device address for SN65DSI83 device is factory preset to 010110X with the least significant bit being determined by the ADDR control input. Table 7-3 clarifies the SN65DSI83 device target address.

Table 7-3 SN65DSI83 I2C Target Address Description (1)(2)
BIT 7 (MSB)BIT 6BIT 5BIT 4BIT 3BIT 2BIT 1BIT 0 (W/R)
010110ADDR0/1
(1) When ADDR = 1, Address cycle is 0x5A (write) and 0x5B (read)
(2) When ADDR = 0, Address cycle is 0x58 (write) and 0x59 (read)

 

The following procedure is followed to write to the SN65DSI83 device I2C registers:

  1. The master initiates a write operation by generating a start condition (S), followed by the SN65DSI83 device 7-bit address and a zero-value W/R bit to indicate a write cycle.
  2. The SN65DSI83 device acknowledges the address cycle.
  3. The master presents the subaddress (I2C register within SN65DSI83 device) to be written, consisting of one byte of data, MSB-first.
  4. The SN65DSI83 device acknowledges the subaddress cycle.
  5. The master presents the first byte of data to be written to the I2C register.
  6. The SN65DSI83 device acknowledges the byte transfer.
  7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the SN65DSI83 device.
  8. The master terminates the write operation by generating a stop condition (P).

The following procedure is followed to read the SN65DSI83 I2C registers:

  1. The master initiates a read operation by generating a start condition (S), followed by the SN65DSI83 device 7-bit address and a one-value W/R bit to indicate a read cycle.
  2. The SN65DSI83 device acknowledges the address cycle.
  3. The SN65DSI83 device transmits the contents of the memory registers MSB-first starting at register 00h. If a write to the SN65DSI83 I2C register occurred prior to the read, then the SN65DSI83 device starts at the subaddress specified in the write.
  4. The SN65DSI83 device waits for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I2C master acknowledges reception of each data byte transfer.
  5. If an ACK is received, the SN65DSI83 device transmits the next byte of data.
  6. The master terminates the read operation by generating a stop condition (P).

The following procedure is followed for setting a starting subaddress for I2C reads:

  1. The master initiates a write operation by generating a start condition (S), followed by the SN65DSI83 device 7-bit address and a zero-value W/R bit to indicate a write cycle
  2. The SN65DSI83 device acknowledges the address cycle.
  3. The master presents the subaddress (I2C register within the SN65DSI83 device) to be written, consisting of one byte of data, MSB first.
  4. The SN65DSI83 device acknowledges the subaddress cycle.
  5. The master terminates the write operation by generating a stop condition (P).