SLLSE49D September 2010 – July 2017 SN65HVD1780-Q1 , SN65HVD1781-Q1 , SN65HVD1782-Q1
UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.
The SN65HVD1780-Q1, SN65HVD1781-Q1, and SN65HVD1782-Q1 devices are half-duplex RS-485 transceivers available in three speed grades suitable for data transmission up to 115 kbps, 1 Mbps, and 10 Mbps.
These devices feature a wide common-mode operating range and bus-pin fault protection up to ±70 V. Each device has an active-high driver enable and active-low receiver enable. A standby current of less than 1 µA can be achieved by disabling both driver and receiver.
Internal ESD protection circuits protect the transceiver bus terminals against ±16-kV Human Body Model (HBM) electrostatic discharges.
Device operation is specified over a wide temperature range from –40°C to 125°C.
The SN65HVD178x-Q1 family of RS-485 transceivers is designed to survive bus pin faults up to ±70 V. The SN65HVD1782-Q1 device will not survive a bus pin fault with a direct short to voltages above 30 V when all of the following occurs:
Under other conditions, the device survives shorts to bus pin faults up to ±70 V. Table 1 summarizes the conditions under which the device may be damaged, and the conditions under which the device will not be damaged.
POWER | DE | D | A | B | RESULTS |
---|---|---|---|---|---|
OFF | X | X | –70 V < VA < 70 V | –70 V < VB < 70 V | Device survives |
ON | LO | X | –70 V < VA < 70 V | –70 V < VB < 70 V | Device survives |
ON | HI | L | –70 V < VA < 70 V | –70 V < VB < 30 V | Device survives |
ON | HI | L | –70 V < VA < 70 V | 30 V < VB | Damage may occur |
ON | HI | H | –70 V < VA < 30 V | –70 V < VB < 30 V | Device survives |
ON | HI | H | 30 V < VA | –70 V < VB < 30 V | Damage may occur |
The SN65HVD178x-Q1 family of half-duplex transceivers provides internal biasing of the receiver input thresholds in combination with large input-threshold hysteresis. At a positive input threshold of VIT+ = –35 mV and an input hysteresis of VHYS = 30 mV, the receiver output remains logic high under bus-idle, bus-short, or open bus conditions in the presence of up to 130-mVPP differential noise without the need for external failsafe biasing resistors.
These devices are designed to operate in hot swap or hot-pluggable applications. Key features for hot-pluggable applications are power-up and power-down glitch free operation, default disabled input and output pins, and receiver failsafe.
As shown in the Functional Block Diagram, an internal power-on reset circuit keeps the driver outputs in a high impedance state until the supply voltage has reached a level at which the device will reliably operate. This circuit ensures that no problems occur on the bus pin outputs as the power supply turns on or off.
As shown in Device Functional Modes, the driver and receiver enable inputs (DE and RE) are disabled by default. This default ensures that the device neither drives the bus nor reports data on the R pin until the associated controller actively drivers the enable pins.
When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as VOD = VA – VB is positive. When D is low, the output states reverse, B turns high, A becomes low, and VOD is negative.
When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to VCC, thus, when left open while the driver is enabled, output A turns high and B turns low.
INPUT | ENABLE | OUTPUTS | DRIVER STATE | |
---|---|---|---|---|
D | DE | A | B | |
H | H | H | L | Actively drive bus High |
L | H | L | H | Actively drive bus Low |
X | L | Z | Z | Driver disabled |
X | OPEN | Z | Z | Driver disabled by default |
OPEN | H | H | L | Actively drive bus High by default |
When the receiver enable pin, RE, is logic low, the receiver is enabled. When the differential input voltage defined as VID = VA – VB is positive and higher than the positive input threshold, VIT+, the receiver output, R, turns high. When VID is negative and lower than the negative input threshold, VIT–, the receiver output, R, turns low. If VID is between VIT+ and VIT– the output is indeterminate.
When RE is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of VID are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).