JAJSKL8E june 2006 – october 2020 SN65LVDS302
PRODUCTION DATA
After the PLL achieves lock the device enters the normal receive mode. The output data bus presents the de-serialized data. The PCLK output pin outputs the recovered pixel clock.