SLLSEH7B December   2013  – June 2016 SN65LVPE512

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
      1. 6.8.1 Case I Fixed Output and Variable Input Trace
      2. 6.8.2 Case II Fixed Input and Variable Output Trace+ 3-m Cable
      3. 6.8.3 Case III Fixed Input and Variable Output Trace (No Cable)
  7. Parameter Measurement Information
    1. 7.1 Typical Eye Diagram and Performance Curves
    2. 7.2 Plot 1 Fixed Output Trace +3-m USB 3 Cable With Variable Input Trace
    3. 7.3 Plot 2 Fixed Input Trace With Variable Output Trace and +3-m USB 3.0 Cable
    4. 7.4 Plot 3 Fixed Input Trace With Variable Output Trace and (No Cable)
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Controller- and Connector-Side Pins
      2. 8.3.2 Programmable EQ, De-Emphasis and Amplitude Swing
      3. 8.3.3 Receiver Detection
        1. 8.3.3.1 At Power Up or Reset
        2. 8.3.3.2 During U2, U3 Link State
      4. 8.3.4 Electrical Idle Support
      5. 8.3.5 Signal Control Pin Setting
    4. 8.4 Device Functional Modes
      1. 8.4.1 Low Power Modes
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Receiving Notification of Documentation Updates
    2. 12.2 Community Resources
    3. 12.3 Trademarks
    4. 12.4 Electrostatic Discharge Caution
    5. 12.5 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

11 Layout

11.1 Layout Guidelines

  • The 100-nF capacitors on the TXP and SSTXN nets must be placed close to the USB connector (Type A, Type B, and so forth).
  • The ESD and EMI protection devices (if used) must also be placed as close as possible to the USB connector.
  • Place voltage regulators as far away as possible from the differential pairs.
  • In general, the large bulk capacitors associated with each power rail must be placed as close as possible to the voltage regulators.
  • TI recommends that small decoupling capacitors for the 1.8-V power rail be placed close to the TUSB551 as shown below.
  • The SuperSpeed differential pair traces for RXP/N and TXP/N must be designed with a characteristic impedance of 90 Ω ±10%. The PCB stack-up and materials determine the width and spacing needed for a characteristic impedance of 90 Ω.
  • The SuperSpeed differential pair traces must be routed parallel to each other as much as possible. TI recommends the traces be symmetrical.
  • In order to minimize crosstalk, TI recommends keeping high-speed signals away from each other. Each pair must be separated by at least 5 times the signal trace width. Separating with ground also helps minimize crosstalk.
  • Route all differential pairs on the same layer adjacent to a solid ground plane.
  • Do not route differential pairs over any plane split.
  • Adding test points causes impedance discontinuity and therefore negatively impacts signal performance. If test points are used, they must be placed in series and symmetrically. They must not be placed in a manner that causes stub on the differential pair.
  • Avoid 90 degree turns in traces. The use of bends in differential traces must be kept to a minimum. When bends are used, the number of left and right bends must be as equal as possible and the angle of the bend must be ≥ 135 degrees. This minimizes any length mismatch caused by the bends and therefore minimize the impact bends have on EMI.
  • Match the etch lengths of the differential pair traces. There must be less than 5-mils difference between a SS differential pair signal and its complement. The USB 2.0 differential pairs must not exceed 50-mils relative trace length difference.
  • The etch lengths of the differential pair groups do not need to match (that is, the length of the RXP/N pair to that of the TXP/N pair), but all trace lengths must be minimized.
  • Minimize the use of vias in the differential pair paths as much as possible. If this is not practical, make sure that the same via type and placement are used for both signals in a pair. Any vias used must be placed as close as possible to the TUSB551 device.
  • To ease routing, the polarity of the SS differential pairs can be swapped. This means that TXP can be routed to TXN or RXN can be routed to RXP.
  • Do not place power fuses across the differential pair traces.

11.2 Layout Example

SN65LVPE512 USB3.0 signals routing with embedded Host and Std. Type A connector

SN65LVPE512 layout_v2.png Figure 38. SN65LVPE512 USB3.0 Signals Routing With Embedded Host and Std. Type A Connector