JAJSSZ8T January 2015 – September 2024 SN74LVC125A
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The SN74LVC125A device is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.